No photo of Eugene George Walters, III
Contact Expert

View Scopus Profile

Eugene George Walters, III

    • 138 Citations
    • 6 h-Index
    20012017
    If you made any changes in Pure, your changes will be visible here soon.

    Fingerprint Dive into the research topics where Eugene George Walters, III is active. These topic labels come from the works of this person. Together they form a unique fingerprint.

    • 1 Similar Profiles
    Table lookup Engineering & Materials Science
    Field programmable gate arrays (FPGA) Engineering & Materials Science
    Hardware Engineering & Materials Science
    FIR filters Engineering & Materials Science
    Particle accelerators Engineering & Materials Science
    Multiplier Mathematics
    multipliers Physics & Astronomy
    Students Engineering & Materials Science

    Network Recent external collaboration on country level. Dive into details by clicking on the dots.

    Research Output 2001 2017

    • 138 Citations
    • 6 h-Index
    • 9 Conference contribution
    • 6 Article
    • 6 Conference article
    • 1 Paper

    Enhancing ergonomic design skills among undergraduate students by integrating Computer Aided Design and Digital Human Modeling

    Aqlan, F., Huang, Y., Walters, III, E. G. & Al Meanazel, O. T., Jun 24 2017, In : ASEE Annual Conference and Exposition, Conference Proceedings. 2017-June

    Research output: Contribution to journal › Conference article

    Ergonomics
    Computer aided design
    Students
    Product design
    Teaching

    Reduced-area constant-coefficient and multiple-constant multipliers for Xilinx FPGAS with 6-input LUTs

    George Walters, E., Dec 2017, In : Electronics (Switzerland). 6, 4, 101.

    Research output: Contribution to journal › Article

    Table lookup
    Adders
    Fusion reactions
    Field programmable gate arrays (FPGA)
    Networks (circuits)

    Teaching Lean principles through simulation games

    Aqlan, F. & Walters, III, E. G., Jun 24 2017, In : ASEE Annual Conference and Exposition, Conference Proceedings. 2017-June

    Research output: Contribution to journal › Conference article

    Teaching
    Students
    Technical presentations
    Industrial plants
    Industry
    4 Citations (Scopus)

    24-bit significand multiplier for FPGA floating-point multiplication

    Walters, III, E. G., Feb 26 2016, Conference Record of the 49th Asilomar Conference on Signals, Systems and Computers, ACSSC 2015. Matthews, M. B. (ed.). IEEE Computer Society, p. 717-721 5 p. 7421227. (Conference Record - Asilomar Conference on Signals, Systems and Computers; vol. 2016-February).

    Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

    Field programmable gate arrays (FPGA)
    2 Citations (Scopus)

    Array multipliers for high throughput in xilinx FPGAs with 6-input LUTs

    Walters, E. G., Dec 2016, In : Computers. 5, 4, 20.

    Research output: Contribution to journal › Article

    Open Access
    Table lookup
    Field programmable gate arrays (FPGA)
    Throughput
    Networks (circuits)
    Clocks