A criticality-driven microarchitectural three dimensional (3D) floorplanner

Srinath Sridharan, Michael Debole, Guangyu Sun, Yuan Xie, Vijaykrishnan Narayanan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

As technology scales, interconnect delays begin to dominate the performance of modern microprocessors. The ability to reduce the length of global wires has become an important design constraint, however only a subset of those global wires is critical for determining performance. The introduction of three-dimensional (3D) ICs has created the opportunity to reduce global wiring lengths and shorter interconnect delays through the intelligent placement of functional blocks. In this paper, a floorplanner for 3D chips is proposed that organizes functional blocks according to critical microarchitectural communication paths. The floorplanner identifies the potential triggers, in the form of feedback delays, which are responsible for the largest communication costs and places the contributing functional blocks in such a way that those costs are minimized. With our criticality driven 3D placement there is an average IPC improvement of 22% over 2D placement. Over criticality unaware 3D placement, criticality driven 3D placement shows an average IPC improvement of 8%.

Original languageEnglish (US)
Title of host publicationProceedings of the ASP-DAC 2009
Subtitle of host publicationAsia and South Pacific Design Automation Conference 2009
Pages763-768
Number of pages6
DOIs
StatePublished - Apr 20 2009
EventAsia and South Pacific Design Automation Conference 2009, ASP-DAC 2009 - Yokohama, Japan
Duration: Jan 19 2009Jan 22 2009

Other

OtherAsia and South Pacific Design Automation Conference 2009, ASP-DAC 2009
CountryJapan
CityYokohama
Period1/19/091/22/09

Fingerprint

Wire
Communication
Electric wiring
Microprocessor chips
Costs
Feedback

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Sridharan, S., Debole, M., Sun, G., Xie, Y., & Narayanan, V. (2009). A criticality-driven microarchitectural three dimensional (3D) floorplanner. In Proceedings of the ASP-DAC 2009: Asia and South Pacific Design Automation Conference 2009 (pp. 763-768). [4796572] https://doi.org/10.1109/ASPDAC.2009.4796572
Sridharan, Srinath ; Debole, Michael ; Sun, Guangyu ; Xie, Yuan ; Narayanan, Vijaykrishnan. / A criticality-driven microarchitectural three dimensional (3D) floorplanner. Proceedings of the ASP-DAC 2009: Asia and South Pacific Design Automation Conference 2009. 2009. pp. 763-768
@inproceedings{b0b2db55b638444e90c9262bc47d3609,
title = "A criticality-driven microarchitectural three dimensional (3D) floorplanner",
abstract = "As technology scales, interconnect delays begin to dominate the performance of modern microprocessors. The ability to reduce the length of global wires has become an important design constraint, however only a subset of those global wires is critical for determining performance. The introduction of three-dimensional (3D) ICs has created the opportunity to reduce global wiring lengths and shorter interconnect delays through the intelligent placement of functional blocks. In this paper, a floorplanner for 3D chips is proposed that organizes functional blocks according to critical microarchitectural communication paths. The floorplanner identifies the potential triggers, in the form of feedback delays, which are responsible for the largest communication costs and places the contributing functional blocks in such a way that those costs are minimized. With our criticality driven 3D placement there is an average IPC improvement of 22{\%} over 2D placement. Over criticality unaware 3D placement, criticality driven 3D placement shows an average IPC improvement of 8{\%}.",
author = "Srinath Sridharan and Michael Debole and Guangyu Sun and Yuan Xie and Vijaykrishnan Narayanan",
year = "2009",
month = "4",
day = "20",
doi = "10.1109/ASPDAC.2009.4796572",
language = "English (US)",
isbn = "9781424427482",
pages = "763--768",
booktitle = "Proceedings of the ASP-DAC 2009",

}

Sridharan, S, Debole, M, Sun, G, Xie, Y & Narayanan, V 2009, A criticality-driven microarchitectural three dimensional (3D) floorplanner. in Proceedings of the ASP-DAC 2009: Asia and South Pacific Design Automation Conference 2009., 4796572, pp. 763-768, Asia and South Pacific Design Automation Conference 2009, ASP-DAC 2009, Yokohama, Japan, 1/19/09. https://doi.org/10.1109/ASPDAC.2009.4796572

A criticality-driven microarchitectural three dimensional (3D) floorplanner. / Sridharan, Srinath; Debole, Michael; Sun, Guangyu; Xie, Yuan; Narayanan, Vijaykrishnan.

Proceedings of the ASP-DAC 2009: Asia and South Pacific Design Automation Conference 2009. 2009. p. 763-768 4796572.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A criticality-driven microarchitectural three dimensional (3D) floorplanner

AU - Sridharan, Srinath

AU - Debole, Michael

AU - Sun, Guangyu

AU - Xie, Yuan

AU - Narayanan, Vijaykrishnan

PY - 2009/4/20

Y1 - 2009/4/20

N2 - As technology scales, interconnect delays begin to dominate the performance of modern microprocessors. The ability to reduce the length of global wires has become an important design constraint, however only a subset of those global wires is critical for determining performance. The introduction of three-dimensional (3D) ICs has created the opportunity to reduce global wiring lengths and shorter interconnect delays through the intelligent placement of functional blocks. In this paper, a floorplanner for 3D chips is proposed that organizes functional blocks according to critical microarchitectural communication paths. The floorplanner identifies the potential triggers, in the form of feedback delays, which are responsible for the largest communication costs and places the contributing functional blocks in such a way that those costs are minimized. With our criticality driven 3D placement there is an average IPC improvement of 22% over 2D placement. Over criticality unaware 3D placement, criticality driven 3D placement shows an average IPC improvement of 8%.

AB - As technology scales, interconnect delays begin to dominate the performance of modern microprocessors. The ability to reduce the length of global wires has become an important design constraint, however only a subset of those global wires is critical for determining performance. The introduction of three-dimensional (3D) ICs has created the opportunity to reduce global wiring lengths and shorter interconnect delays through the intelligent placement of functional blocks. In this paper, a floorplanner for 3D chips is proposed that organizes functional blocks according to critical microarchitectural communication paths. The floorplanner identifies the potential triggers, in the form of feedback delays, which are responsible for the largest communication costs and places the contributing functional blocks in such a way that those costs are minimized. With our criticality driven 3D placement there is an average IPC improvement of 22% over 2D placement. Over criticality unaware 3D placement, criticality driven 3D placement shows an average IPC improvement of 8%.

UR - http://www.scopus.com/inward/record.url?scp=64549094592&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=64549094592&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2009.4796572

DO - 10.1109/ASPDAC.2009.4796572

M3 - Conference contribution

SN - 9781424427482

SP - 763

EP - 768

BT - Proceedings of the ASP-DAC 2009

ER -

Sridharan S, Debole M, Sun G, Xie Y, Narayanan V. A criticality-driven microarchitectural three dimensional (3D) floorplanner. In Proceedings of the ASP-DAC 2009: Asia and South Pacific Design Automation Conference 2009. 2009. p. 763-768. 4796572 https://doi.org/10.1109/ASPDAC.2009.4796572