A dual-VDD low power FPGA architecture

A. Gayasen, K. Lee, Vijaykrishnan Narayanan, Mahmut Kandemir, M. J. Irwin, T. Tuan

Research output: Contribution to journalArticle

42 Citations (Scopus)

Abstract

The continuing increase in FPGA size and complexity and the emergence of sub-100nm technology have made FPGA power consumption, both dynamic and static, an important design consideration. In this work, we propose a programmable dual-VDD architecture in which the supply voltage of the logic blocks and routing blocks are programmed to reduce power consumption by assigning low-VDD to non-critical paths in the design, while assigning high-VDD to the timing critical paths in the design to meet timing constraints. We evaluate the effectiveness of different VDD assignment algorithms and architectural implementations. Our experimental results show that reducing the supply voltage selectively to the non-critical paths provides significant power savings with minimal impact on performance. One of our VDD-assignment techniques provides an average power saving of 61% across different MCNC benchmarks.

Original languageEnglish (US)
Pages (from-to)145-157
Number of pages13
JournalLecture Notes in Computer Science
Volume3203
StatePublished - 2004

Fingerprint

Field Programmable Gate Array
Field programmable gate arrays (FPGA)
Power Saving
Power Consumption
Timing
Electric power utilization
Assignment
Voltage
Path
Critical Path
Electric potential
Routing
Logic
Benchmark
Evaluate
Experimental Results
Architecture
Design

All Science Journal Classification (ASJC) codes

  • Theoretical Computer Science
  • Computer Science(all)

Cite this

Gayasen, A., Lee, K., Narayanan, V., Kandemir, M., Irwin, M. J., & Tuan, T. (2004). A dual-VDD low power FPGA architecture. Lecture Notes in Computer Science, 3203, 145-157.
Gayasen, A. ; Lee, K. ; Narayanan, Vijaykrishnan ; Kandemir, Mahmut ; Irwin, M. J. ; Tuan, T. / A dual-VDD low power FPGA architecture. In: Lecture Notes in Computer Science. 2004 ; Vol. 3203. pp. 145-157.
@article{12920719b2464eeba1593ee9cf943019,
title = "A dual-VDD low power FPGA architecture",
abstract = "The continuing increase in FPGA size and complexity and the emergence of sub-100nm technology have made FPGA power consumption, both dynamic and static, an important design consideration. In this work, we propose a programmable dual-VDD architecture in which the supply voltage of the logic blocks and routing blocks are programmed to reduce power consumption by assigning low-VDD to non-critical paths in the design, while assigning high-VDD to the timing critical paths in the design to meet timing constraints. We evaluate the effectiveness of different VDD assignment algorithms and architectural implementations. Our experimental results show that reducing the supply voltage selectively to the non-critical paths provides significant power savings with minimal impact on performance. One of our VDD-assignment techniques provides an average power saving of 61{\%} across different MCNC benchmarks.",
author = "A. Gayasen and K. Lee and Vijaykrishnan Narayanan and Mahmut Kandemir and Irwin, {M. J.} and T. Tuan",
year = "2004",
language = "English (US)",
volume = "3203",
pages = "145--157",
journal = "Lecture Notes in Computer Science",
issn = "0302-9743",
publisher = "Springer Verlag",

}

Gayasen, A, Lee, K, Narayanan, V, Kandemir, M, Irwin, MJ & Tuan, T 2004, 'A dual-VDD low power FPGA architecture', Lecture Notes in Computer Science, vol. 3203, pp. 145-157.

A dual-VDD low power FPGA architecture. / Gayasen, A.; Lee, K.; Narayanan, Vijaykrishnan; Kandemir, Mahmut; Irwin, M. J.; Tuan, T.

In: Lecture Notes in Computer Science, Vol. 3203, 2004, p. 145-157.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A dual-VDD low power FPGA architecture

AU - Gayasen, A.

AU - Lee, K.

AU - Narayanan, Vijaykrishnan

AU - Kandemir, Mahmut

AU - Irwin, M. J.

AU - Tuan, T.

PY - 2004

Y1 - 2004

N2 - The continuing increase in FPGA size and complexity and the emergence of sub-100nm technology have made FPGA power consumption, both dynamic and static, an important design consideration. In this work, we propose a programmable dual-VDD architecture in which the supply voltage of the logic blocks and routing blocks are programmed to reduce power consumption by assigning low-VDD to non-critical paths in the design, while assigning high-VDD to the timing critical paths in the design to meet timing constraints. We evaluate the effectiveness of different VDD assignment algorithms and architectural implementations. Our experimental results show that reducing the supply voltage selectively to the non-critical paths provides significant power savings with minimal impact on performance. One of our VDD-assignment techniques provides an average power saving of 61% across different MCNC benchmarks.

AB - The continuing increase in FPGA size and complexity and the emergence of sub-100nm technology have made FPGA power consumption, both dynamic and static, an important design consideration. In this work, we propose a programmable dual-VDD architecture in which the supply voltage of the logic blocks and routing blocks are programmed to reduce power consumption by assigning low-VDD to non-critical paths in the design, while assigning high-VDD to the timing critical paths in the design to meet timing constraints. We evaluate the effectiveness of different VDD assignment algorithms and architectural implementations. Our experimental results show that reducing the supply voltage selectively to the non-critical paths provides significant power savings with minimal impact on performance. One of our VDD-assignment techniques provides an average power saving of 61% across different MCNC benchmarks.

UR - http://www.scopus.com/inward/record.url?scp=21144438699&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=21144438699&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:21144438699

VL - 3203

SP - 145

EP - 157

JO - Lecture Notes in Computer Science

JF - Lecture Notes in Computer Science

SN - 0302-9743

ER -