A hardware architecture for accelerating neuromorphic vision algorithms

A. Al Maashri, M. DeBole, C. L. Yu, Vijaykrishnan Narayanan, C. Chakrabarti

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Scopus citations

Abstract

Neuromorphic vision algorithms are biologically inspired algorithms that follow the processing that takes place in the visual cortex. These algorithms have proved to match classical computer vision algorithms in classification performance and even outperformed them in some instances. However, neuromorphic algorithms suffer from high complexity leading to poor execution times when running on general purpose processors, making them less attractive for real-time applications. FPGAs, on the other hand, have become true signal processing platforms due to their lightweight, low power consumption and massive parallel computational resources. This paper describes an FPGA-based hardware architecture that accelerates an object classification cortical model, HMAX. Compared to a CPU implementation, this hardware accelerator offers 23X (89X) speedup when mapped to a single-FPGA (multi-FPGA) platform, while maintaining a classification accuracy of 92.5%.

Original languageEnglish (US)
Title of host publication2011 IEEE Workshop on Signal Processing Systems, SiPS 2011, Proceedings
Pages355-360
Number of pages6
DOIs
StatePublished - Dec 26 2011
Event2011 IEEE Workshop on Signal Processing Systems, SiPS 2011 - Beirut, Lebanon
Duration: Oct 4 2011Oct 7 2011

Publication series

Name2011 IEEE Workshop on Signal Processing Systems, SiPS 2011, Proceedings

Other

Other2011 IEEE Workshop on Signal Processing Systems, SiPS 2011
CountryLebanon
CityBeirut
Period10/4/1110/7/11

    Fingerprint

All Science Journal Classification (ASJC) codes

  • Signal Processing

Cite this

Maashri, A. A., DeBole, M., Yu, C. L., Narayanan, V., & Chakrabarti, C. (2011). A hardware architecture for accelerating neuromorphic vision algorithms. In 2011 IEEE Workshop on Signal Processing Systems, SiPS 2011, Proceedings (pp. 355-360). [6089002] (2011 IEEE Workshop on Signal Processing Systems, SiPS 2011, Proceedings). https://doi.org/10.1109/SiPS.2011.6089002