A hardware-software codesign strategy for loop intensive applications

Yuanrui Zhang, Mahmut Kandemir

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Scopus citations

Abstract

Hardware-software codesign is a powerful technique that can be used to build complex systems. In this paper, we propose a compiler driven hardware-software codesign strategy that works at application level, aiming at facilitating algorithm architecture co-explorations. The proposed approach employs an intermediate code representation, called Loop Hierarchy Tree (LHT), to perform codesign exploration, and applies a branchand- bound search to find a hardware-software partitioning that minimizes execution latency under the given area constraints. We also developed fast cost estimation models for LHT and can be extended to handle codesign for more complex hybrid architectures. Experimental results show that our approach is successful in finding good solutions for the applications on thetarget codesign platform.

Original languageEnglish (US)
Title of host publication2009 IEEE 7th Symposium on Application Specific Processors, SASP 2009
Pages107-113
Number of pages7
DOIs
StatePublished - Nov 11 2009
Event2009 IEEE 7th Symposium on Application Specific Processors, SASP 2009 - San Francisco, CA, United States
Duration: Jul 27 2009Jul 28 2009

Publication series

Name2009 IEEE 7th Symposium on Application Specific Processors, SASP 2009

Other

Other2009 IEEE 7th Symposium on Application Specific Processors, SASP 2009
CountryUnited States
CitySan Francisco, CA
Period7/27/097/28/09

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Hardware and Architecture

Fingerprint Dive into the research topics of 'A hardware-software codesign strategy for loop intensive applications'. Together they form a unique fingerprint.

  • Cite this

    Zhang, Y., & Kandemir, M. (2009). A hardware-software codesign strategy for loop intensive applications. In 2009 IEEE 7th Symposium on Application Specific Processors, SASP 2009 (pp. 107-113). [5226327] (2009 IEEE 7th Symposium on Application Specific Processors, SASP 2009). https://doi.org/10.1109/SASP.2009.5226327