A holistic approach to designing energy-efficient cluster interconnects

Eun Jung Kim, Greg M. Link, Ki Hwan Yum, Vijaykrishnan Narayanan, Mahmut Kandemir, Mary Jane Irwin, Chitaranjan Das

Research output: Contribution to journalArticle

23 Citations (Scopus)

Abstract

Designing energy-efficient clusters has recently become an important concern to make these systems economically attractive for many applications. Since the cluster interconnect is a major part of the system, the focus of this paper is to characterize and optimize the energy consumption in the entire interconnect. Using a cycle-accurate simulator of an InfiniBand Architecture (IBA) compliant interconnect fabric and actual designs of its components, we investigate the energy behavior on regular and irregular interconnects. The energy profile of the three major components (switches, network interface cards (NICs), and links) reveals that the links and switch buffers consume the major portion of the power budget. Hence, we focus on energy optimization of these two components. To minimize power in the links, first we investigate the dynamic voltage scaling (DVS) algorithm and then propose a novel dynamic link shutdown (DLS) technique. The DLS technique makes use of an appropriate adaptive routing algorithm to shut down the links intelligently. We also present an optimized buffer design for reducing leakage energy in 70nm technology. Our analysis on different networks reveals that, while DVS is an effective energy conservation technique, it incurs significant performance penalty at low to medium workload. Moreover, energy saving with DVS reduces as the buffer leakage current becomes significant with 70nm design. On the other hand, the proposed DLS technique can provide optimized performance-energy behavior (up to 40 percent energy savings with less than 5 percent performance degradation in the best case) for the cluster interconnects.

Original languageEnglish (US)
Pages (from-to)660-671
Number of pages12
JournalIEEE Transactions on Computers
Volume54
Issue number6
DOIs
StatePublished - Jun 1 2005

Fingerprint

Interconnect
Energy Efficient
Dynamic Voltage Scaling
Energy conservation
Buffer
Switches
Energy Saving
Energy
Percent
Routing algorithms
Adaptive algorithms
Switch
Leakage currents
Interfaces (computer)
Telecommunication links
Energy Optimization
InfiniBand
Energy utilization
Adaptive Routing
Simulators

All Science Journal Classification (ASJC) codes

  • Software
  • Theoretical Computer Science
  • Hardware and Architecture
  • Computational Theory and Mathematics

Cite this

@article{a8abb0701fba41358991a0d7f9fd5201,
title = "A holistic approach to designing energy-efficient cluster interconnects",
abstract = "Designing energy-efficient clusters has recently become an important concern to make these systems economically attractive for many applications. Since the cluster interconnect is a major part of the system, the focus of this paper is to characterize and optimize the energy consumption in the entire interconnect. Using a cycle-accurate simulator of an InfiniBand Architecture (IBA) compliant interconnect fabric and actual designs of its components, we investigate the energy behavior on regular and irregular interconnects. The energy profile of the three major components (switches, network interface cards (NICs), and links) reveals that the links and switch buffers consume the major portion of the power budget. Hence, we focus on energy optimization of these two components. To minimize power in the links, first we investigate the dynamic voltage scaling (DVS) algorithm and then propose a novel dynamic link shutdown (DLS) technique. The DLS technique makes use of an appropriate adaptive routing algorithm to shut down the links intelligently. We also present an optimized buffer design for reducing leakage energy in 70nm technology. Our analysis on different networks reveals that, while DVS is an effective energy conservation technique, it incurs significant performance penalty at low to medium workload. Moreover, energy saving with DVS reduces as the buffer leakage current becomes significant with 70nm design. On the other hand, the proposed DLS technique can provide optimized performance-energy behavior (up to 40 percent energy savings with less than 5 percent performance degradation in the best case) for the cluster interconnects.",
author = "Kim, {Eun Jung} and Link, {Greg M.} and Yum, {Ki Hwan} and Vijaykrishnan Narayanan and Mahmut Kandemir and Irwin, {Mary Jane} and Chitaranjan Das",
year = "2005",
month = "6",
day = "1",
doi = "10.1109/TC.2005.86",
language = "English (US)",
volume = "54",
pages = "660--671",
journal = "IEEE Transactions on Computers",
issn = "0018-9340",
publisher = "IEEE Computer Society",
number = "6",

}

A holistic approach to designing energy-efficient cluster interconnects. / Kim, Eun Jung; Link, Greg M.; Yum, Ki Hwan; Narayanan, Vijaykrishnan; Kandemir, Mahmut; Irwin, Mary Jane; Das, Chitaranjan.

In: IEEE Transactions on Computers, Vol. 54, No. 6, 01.06.2005, p. 660-671.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A holistic approach to designing energy-efficient cluster interconnects

AU - Kim, Eun Jung

AU - Link, Greg M.

AU - Yum, Ki Hwan

AU - Narayanan, Vijaykrishnan

AU - Kandemir, Mahmut

AU - Irwin, Mary Jane

AU - Das, Chitaranjan

PY - 2005/6/1

Y1 - 2005/6/1

N2 - Designing energy-efficient clusters has recently become an important concern to make these systems economically attractive for many applications. Since the cluster interconnect is a major part of the system, the focus of this paper is to characterize and optimize the energy consumption in the entire interconnect. Using a cycle-accurate simulator of an InfiniBand Architecture (IBA) compliant interconnect fabric and actual designs of its components, we investigate the energy behavior on regular and irregular interconnects. The energy profile of the three major components (switches, network interface cards (NICs), and links) reveals that the links and switch buffers consume the major portion of the power budget. Hence, we focus on energy optimization of these two components. To minimize power in the links, first we investigate the dynamic voltage scaling (DVS) algorithm and then propose a novel dynamic link shutdown (DLS) technique. The DLS technique makes use of an appropriate adaptive routing algorithm to shut down the links intelligently. We also present an optimized buffer design for reducing leakage energy in 70nm technology. Our analysis on different networks reveals that, while DVS is an effective energy conservation technique, it incurs significant performance penalty at low to medium workload. Moreover, energy saving with DVS reduces as the buffer leakage current becomes significant with 70nm design. On the other hand, the proposed DLS technique can provide optimized performance-energy behavior (up to 40 percent energy savings with less than 5 percent performance degradation in the best case) for the cluster interconnects.

AB - Designing energy-efficient clusters has recently become an important concern to make these systems economically attractive for many applications. Since the cluster interconnect is a major part of the system, the focus of this paper is to characterize and optimize the energy consumption in the entire interconnect. Using a cycle-accurate simulator of an InfiniBand Architecture (IBA) compliant interconnect fabric and actual designs of its components, we investigate the energy behavior on regular and irregular interconnects. The energy profile of the three major components (switches, network interface cards (NICs), and links) reveals that the links and switch buffers consume the major portion of the power budget. Hence, we focus on energy optimization of these two components. To minimize power in the links, first we investigate the dynamic voltage scaling (DVS) algorithm and then propose a novel dynamic link shutdown (DLS) technique. The DLS technique makes use of an appropriate adaptive routing algorithm to shut down the links intelligently. We also present an optimized buffer design for reducing leakage energy in 70nm technology. Our analysis on different networks reveals that, while DVS is an effective energy conservation technique, it incurs significant performance penalty at low to medium workload. Moreover, energy saving with DVS reduces as the buffer leakage current becomes significant with 70nm design. On the other hand, the proposed DLS technique can provide optimized performance-energy behavior (up to 40 percent energy savings with less than 5 percent performance degradation in the best case) for the cluster interconnects.

UR - http://www.scopus.com/inward/record.url?scp=21044433763&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=21044433763&partnerID=8YFLogxK

U2 - 10.1109/TC.2005.86

DO - 10.1109/TC.2005.86

M3 - Article

AN - SCOPUS:21044433763

VL - 54

SP - 660

EP - 671

JO - IEEE Transactions on Computers

JF - IEEE Transactions on Computers

SN - 0018-9340

IS - 6

ER -