A hybrid SoC interconnect with dynamic TDMA-based transaction-less buses and on-chip networks

Thomas D. Richardson, Chrysostomos Nicopoulos, Dongkook Park, Vijaykrishnan Narayanan, Yuan Xie, Chita Das, Vijay Degalahal

Research output: Chapter in Book/Report/Conference proceedingConference contribution

60 Scopus citations

Abstract

The two dominant architectural choices for implementing efficient communication fabrics for SoC's have been transaction-based buses and packet-based Networks-on-Chip (NoC). Both implementations have some inherent disadvantages - the former resulting from poor scalability and the transactional character of their operation, and the latter from inconsistent access times and deterioration of performance at high injection rates. In this paper, we propose a transaction-less, time-division-based bus architecture, which dynamically allocates timeslots on-the-fly - the dTDMA bus. This architecture addresses the contention issues of current bus architectures, while avoiding the multi-hop overhead of NoC's. It is compared to traditional bus architectures and NoC's and shown to outperform both for configurations with fewer than 10 PE's. In order to exploit the advantages of the dTDMA bus for smaller configurations, and the scalability of NoC's, we propose a new hybrid SoC interconnect combining the two, showing significant improvement in both latency and power consumption.

Original languageEnglish (US)
Title of host publicationProceedings - 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design
Pages657-664
Number of pages8
DOIs
StatePublished - 2006
Event19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design - Hyderabad, India
Duration: Jan 3 2006Jan 7 2006

Publication series

NameProceedings of the IEEE International Conference on VLSI Design
Volume2006
ISSN (Print)1063-9667

Other

Other19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design
CountryIndia
CityHyderabad
Period1/3/061/7/06

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A hybrid SoC interconnect with dynamic TDMA-based transaction-less buses and on-chip networks'. Together they form a unique fingerprint.

  • Cite this

    Richardson, T. D., Nicopoulos, C., Park, D., Narayanan, V., Xie, Y., Das, C., & Degalahal, V. (2006). A hybrid SoC interconnect with dynamic TDMA-based transaction-less buses and on-chip networks. In Proceedings - 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (pp. 657-664). [1581531] (Proceedings of the IEEE International Conference on VLSI Design; Vol. 2006). https://doi.org/10.1109/VLSID.2006.10