A micro-grained VLSI signal processor

Mary Jane Irwin, Robert Michael Owens

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

In this paper we descrilx; a new. very fine grain, VLSI processor. Very fine grain VLSI processors arc cspccially suited for problems with a high degree of parallelism. However, to maintain their fine grainness (i.e., small size) most fine grain processors arc relatively inflexible. Attempts to increase flexibility usually increase processor complexity and. thereby, decreases grainness. Our two-dimensional, micro- grained processor maintains both a high degree of flexibility and fine grainness by reducing each processing cell to a small RAM and several multiplexers. For even greater speed, arithmetic operations arc based on a redundant number representation. Algorithms for SIMD, mesh architectures can be easily adapted for our micro-grained processor. This is particularly true for algorithms for certain two-dimensional signal and image processing problems.

Original languageEnglish (US)
Title of host publicationICASSP 1992 - 1992 International Conference on Acoustics, Speech, and Signal Processing
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages641-644
Number of pages4
Volume5
ISBN (Electronic)0780305329
DOIs
StatePublished - Jan 1 1992
Event1992 IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 1992 - San Francisco, United States
Duration: Mar 23 1992Mar 26 1992

Other

Other1992 IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 1992
CountryUnited States
CitySan Francisco
Period3/23/923/26/92

Fingerprint

Random access storage
Signal processing
Image processing
Processing

All Science Journal Classification (ASJC) codes

  • Software
  • Signal Processing
  • Electrical and Electronic Engineering

Cite this

Irwin, M. J., & Owens, R. M. (1992). A micro-grained VLSI signal processor. In ICASSP 1992 - 1992 International Conference on Acoustics, Speech, and Signal Processing (Vol. 5, pp. 641-644). [226514] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICASSP.1992.226514
Irwin, Mary Jane ; Owens, Robert Michael. / A micro-grained VLSI signal processor. ICASSP 1992 - 1992 International Conference on Acoustics, Speech, and Signal Processing. Vol. 5 Institute of Electrical and Electronics Engineers Inc., 1992. pp. 641-644
@inproceedings{c34fd8c2a3e643c38c411f22fb4c7d58,
title = "A micro-grained VLSI signal processor",
abstract = "In this paper we descrilx; a new. very fine grain, VLSI processor. Very fine grain VLSI processors arc cspccially suited for problems with a high degree of parallelism. However, to maintain their fine grainness (i.e., small size) most fine grain processors arc relatively inflexible. Attempts to increase flexibility usually increase processor complexity and. thereby, decreases grainness. Our two-dimensional, micro- grained processor maintains both a high degree of flexibility and fine grainness by reducing each processing cell to a small RAM and several multiplexers. For even greater speed, arithmetic operations arc based on a redundant number representation. Algorithms for SIMD, mesh architectures can be easily adapted for our micro-grained processor. This is particularly true for algorithms for certain two-dimensional signal and image processing problems.",
author = "Irwin, {Mary Jane} and Owens, {Robert Michael}",
year = "1992",
month = "1",
day = "1",
doi = "10.1109/ICASSP.1992.226514",
language = "English (US)",
volume = "5",
pages = "641--644",
booktitle = "ICASSP 1992 - 1992 International Conference on Acoustics, Speech, and Signal Processing",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

Irwin, MJ & Owens, RM 1992, A micro-grained VLSI signal processor. in ICASSP 1992 - 1992 International Conference on Acoustics, Speech, and Signal Processing. vol. 5, 226514, Institute of Electrical and Electronics Engineers Inc., pp. 641-644, 1992 IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 1992, San Francisco, United States, 3/23/92. https://doi.org/10.1109/ICASSP.1992.226514

A micro-grained VLSI signal processor. / Irwin, Mary Jane; Owens, Robert Michael.

ICASSP 1992 - 1992 International Conference on Acoustics, Speech, and Signal Processing. Vol. 5 Institute of Electrical and Electronics Engineers Inc., 1992. p. 641-644 226514.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A micro-grained VLSI signal processor

AU - Irwin, Mary Jane

AU - Owens, Robert Michael

PY - 1992/1/1

Y1 - 1992/1/1

N2 - In this paper we descrilx; a new. very fine grain, VLSI processor. Very fine grain VLSI processors arc cspccially suited for problems with a high degree of parallelism. However, to maintain their fine grainness (i.e., small size) most fine grain processors arc relatively inflexible. Attempts to increase flexibility usually increase processor complexity and. thereby, decreases grainness. Our two-dimensional, micro- grained processor maintains both a high degree of flexibility and fine grainness by reducing each processing cell to a small RAM and several multiplexers. For even greater speed, arithmetic operations arc based on a redundant number representation. Algorithms for SIMD, mesh architectures can be easily adapted for our micro-grained processor. This is particularly true for algorithms for certain two-dimensional signal and image processing problems.

AB - In this paper we descrilx; a new. very fine grain, VLSI processor. Very fine grain VLSI processors arc cspccially suited for problems with a high degree of parallelism. However, to maintain their fine grainness (i.e., small size) most fine grain processors arc relatively inflexible. Attempts to increase flexibility usually increase processor complexity and. thereby, decreases grainness. Our two-dimensional, micro- grained processor maintains both a high degree of flexibility and fine grainness by reducing each processing cell to a small RAM and several multiplexers. For even greater speed, arithmetic operations arc based on a redundant number representation. Algorithms for SIMD, mesh architectures can be easily adapted for our micro-grained processor. This is particularly true for algorithms for certain two-dimensional signal and image processing problems.

UR - http://www.scopus.com/inward/record.url?scp=2542435140&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=2542435140&partnerID=8YFLogxK

U2 - 10.1109/ICASSP.1992.226514

DO - 10.1109/ICASSP.1992.226514

M3 - Conference contribution

AN - SCOPUS:2542435140

VL - 5

SP - 641

EP - 644

BT - ICASSP 1992 - 1992 International Conference on Acoustics, Speech, and Signal Processing

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Irwin MJ, Owens RM. A micro-grained VLSI signal processor. In ICASSP 1992 - 1992 International Conference on Acoustics, Speech, and Signal Processing. Vol. 5. Institute of Electrical and Electronics Engineers Inc. 1992. p. 641-644. 226514 https://doi.org/10.1109/ICASSP.1992.226514