A novel CLB architecture to detect and correct SEU in LUTs of SRAM-based FPGAs

E. Syam Sundar, Vikram Chandrasekhar, M. Sashikanth, V. Kamakoti, Vijaykrishnan Narayanan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

13 Scopus citations

Abstract

This paper proposes a new CLB architecture for FPGAs that can detect and correct Single Event Upset (SEU) faults in the LUTs. A methodology for mapping logical functions onto the LUTs is presented that exploits the features of the proposed CLB architecture to detect and correct the SEU faults in the LUTs. Experimental results obtained by mapping standard benchmark circuits on the proposed architecture indicate that on an average, 96% of the SEU in the LUTs can be detected without employing any redundancy. Further, by using Duplication with Comparison (DWC) techniques it is shown that 100% of the SEU in the LUTs can be detected for any circuit that is mapped on the proposed architecture; and for the benchmark circuits, on an average, 96% of the SEU in the LUTs can be automatically (without any user intervention or reconfiguration) corrected.

Original languageEnglish (US)
Title of host publicationProceedings - 2004 IEEE International Conference on Field-Programmable Technology, FPT '04
EditorsO. Diessel, J. Williams
Pages121-128
Number of pages8
StatePublished - Dec 1 2004
Event2004 IEEE International Conference on Field-Programmable Technology, FPT '04 - Brisbane, Australia
Duration: Dec 6 2004Dec 8 2004

Publication series

NameProceedings - 2004 IEEE International Conference on Field-Programmable Technology, FPT '04

Other

Other2004 IEEE International Conference on Field-Programmable Technology, FPT '04
CountryAustralia
CityBrisbane
Period12/6/0412/8/04

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Fingerprint Dive into the research topics of 'A novel CLB architecture to detect and correct SEU in LUTs of SRAM-based FPGAs'. Together they form a unique fingerprint.

Cite this