A novel delay fault testing methodology using on-chip low-overhead delay measurement hardware at strategic probe points

A. Raychowdhury, Swaroop Ghosh, S. Bhunia, D. Ghosh, K. Roy

Research output: Contribution to conferencePaper

5 Citations (Scopus)

Abstract

We propose a delay fault testing methodology using on-chip delay measurement hardware. We have designed a process-tolerant, low-overhead delay measurement hardware and developed an algorithm to judiciously insert the hardware at internal nodes of logic blocks. Experimental results for a set of ISCAS89 benchmarks show up to 16.9% improvement in transition fault coverage and up to 10.5% increase in the number of detected faults for segment delay fault model, with fixed test length. The reduction in test length is up to 59% for transition fault, with fixed target coverage. The delay and area overhead due to additional DFT logic is limited to 2% and 4% respectively.

Original languageEnglish (US)
Pages108-113
Number of pages6
DOIs
StatePublished - Dec 1 2005
Event10th European Test Symposium, ETS 2005 - Tallinn, Estonia
Duration: May 22 2005May 25 2005

Other

Other10th European Test Symposium, ETS 2005
CountryEstonia
CityTallinn
Period5/22/055/25/05

Fingerprint

Hardware
Testing
Discrete Fourier transforms

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Raychowdhury, A., Ghosh, S., Bhunia, S., Ghosh, D., & Roy, K. (2005). A novel delay fault testing methodology using on-chip low-overhead delay measurement hardware at strategic probe points. 108-113. Paper presented at 10th European Test Symposium, ETS 2005, Tallinn, Estonia. https://doi.org/10.1109/ETS.2005.2
Raychowdhury, A. ; Ghosh, Swaroop ; Bhunia, S. ; Ghosh, D. ; Roy, K. / A novel delay fault testing methodology using on-chip low-overhead delay measurement hardware at strategic probe points. Paper presented at 10th European Test Symposium, ETS 2005, Tallinn, Estonia.6 p.
@conference{fcc015d39dda4a6e90bcaa26dee37fd2,
title = "A novel delay fault testing methodology using on-chip low-overhead delay measurement hardware at strategic probe points",
abstract = "We propose a delay fault testing methodology using on-chip delay measurement hardware. We have designed a process-tolerant, low-overhead delay measurement hardware and developed an algorithm to judiciously insert the hardware at internal nodes of logic blocks. Experimental results for a set of ISCAS89 benchmarks show up to 16.9{\%} improvement in transition fault coverage and up to 10.5{\%} increase in the number of detected faults for segment delay fault model, with fixed test length. The reduction in test length is up to 59{\%} for transition fault, with fixed target coverage. The delay and area overhead due to additional DFT logic is limited to 2{\%} and 4{\%} respectively.",
author = "A. Raychowdhury and Swaroop Ghosh and S. Bhunia and D. Ghosh and K. Roy",
year = "2005",
month = "12",
day = "1",
doi = "10.1109/ETS.2005.2",
language = "English (US)",
pages = "108--113",
note = "10th European Test Symposium, ETS 2005 ; Conference date: 22-05-2005 Through 25-05-2005",

}

Raychowdhury, A, Ghosh, S, Bhunia, S, Ghosh, D & Roy, K 2005, 'A novel delay fault testing methodology using on-chip low-overhead delay measurement hardware at strategic probe points' Paper presented at 10th European Test Symposium, ETS 2005, Tallinn, Estonia, 5/22/05 - 5/25/05, pp. 108-113. https://doi.org/10.1109/ETS.2005.2

A novel delay fault testing methodology using on-chip low-overhead delay measurement hardware at strategic probe points. / Raychowdhury, A.; Ghosh, Swaroop; Bhunia, S.; Ghosh, D.; Roy, K.

2005. 108-113 Paper presented at 10th European Test Symposium, ETS 2005, Tallinn, Estonia.

Research output: Contribution to conferencePaper

TY - CONF

T1 - A novel delay fault testing methodology using on-chip low-overhead delay measurement hardware at strategic probe points

AU - Raychowdhury, A.

AU - Ghosh, Swaroop

AU - Bhunia, S.

AU - Ghosh, D.

AU - Roy, K.

PY - 2005/12/1

Y1 - 2005/12/1

N2 - We propose a delay fault testing methodology using on-chip delay measurement hardware. We have designed a process-tolerant, low-overhead delay measurement hardware and developed an algorithm to judiciously insert the hardware at internal nodes of logic blocks. Experimental results for a set of ISCAS89 benchmarks show up to 16.9% improvement in transition fault coverage and up to 10.5% increase in the number of detected faults for segment delay fault model, with fixed test length. The reduction in test length is up to 59% for transition fault, with fixed target coverage. The delay and area overhead due to additional DFT logic is limited to 2% and 4% respectively.

AB - We propose a delay fault testing methodology using on-chip delay measurement hardware. We have designed a process-tolerant, low-overhead delay measurement hardware and developed an algorithm to judiciously insert the hardware at internal nodes of logic blocks. Experimental results for a set of ISCAS89 benchmarks show up to 16.9% improvement in transition fault coverage and up to 10.5% increase in the number of detected faults for segment delay fault model, with fixed test length. The reduction in test length is up to 59% for transition fault, with fixed target coverage. The delay and area overhead due to additional DFT logic is limited to 2% and 4% respectively.

UR - http://www.scopus.com/inward/record.url?scp=33744501546&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33744501546&partnerID=8YFLogxK

U2 - 10.1109/ETS.2005.2

DO - 10.1109/ETS.2005.2

M3 - Paper

AN - SCOPUS:33744501546

SP - 108

EP - 113

ER -

Raychowdhury A, Ghosh S, Bhunia S, Ghosh D, Roy K. A novel delay fault testing methodology using on-chip low-overhead delay measurement hardware at strategic probe points. 2005. Paper presented at 10th European Test Symposium, ETS 2005, Tallinn, Estonia. https://doi.org/10.1109/ETS.2005.2