A novel low overhead fault tolerant Kogge-Stone adder using adaptive clocking

Swaroop Ghosh, Patrick Ndai, Kaushik Roy

Research output: Chapter in Book/Report/Conference proceedingConference contribution

21 Citations (Scopus)

Abstract

As the feature size of transistors gets smaller, fabricating them becomes challenging. Manufacturing process follows various corrective design-for-manufacturing (DFM) steps to avoid shorts/opens/bridges. However, it is not possible to completely eliminate the possibility of such defects. If spare units are not present to replace the defective parts, then such failures cause yield loss. In this paper, we present a fault tolerant technique to leverage the redundancy present in high speed regular circuits such as Kogge-Stone adder (KSA). Due to its regularity and speed, KSA is widely used in ALU design. In KSA, the carries are computed fast by computing them in parallel. Our technique is based on the fact that even and odd carries are mutually exclusive. Therefore, defect in even bit can only corrupt the even Sum outputs whereas the odd Sums are computed correctly (and vice versa). To efficiently utilize the above property of KSA in presence of defects, we perform addition in two- clock cycles. In cycle-1, one of the correct set of bits (even or odd) are computed and stored at output registers. In cycle-2, the operands are shifted by one bit and the remaining sets of bits (odd or even) are computed and stored. This allows us to tolerate the defect at the cost of throughput degradation while maintaining high frequency and yield. The proposed technique can tolerate any number of faults as long as they are confined to either even or odd bits (but not in both). Further, this technique is applicable for any type of fault model (stuck-at, bridging, complete opens/shorts). We performed simulations on 64-bit KSA using 180nm devices. The results indicate that the proposed technique incur less that 1% area overhead. Note that there is very little throughput degradation (<0.3%) for the fault-free adders. The proposed technique utilizes the existing scan flip-flops for storage and shifting operation to minimize the area/performance overhead. Finally, the proposed technique is used in a superscalar processor, whereby the faulty adder is assigned lower priority than fault-free adders to reduce the overall throughput degradation. Experiments performed using Simplescalar for a superscalar pipeline (with four integer adders) show throughput degradation of 0.5% in the presence of a single defective adder.

Original languageEnglish (US)
Title of host publicationDesign, Automation and Test in Europe, DATE 2008
Pages366-371
Number of pages6
DOIs
StatePublished - Aug 25 2008
EventDesign, Automation and Test in Europe, DATE 2008 - Munich, Germany
Duration: Mar 10 2008Mar 14 2008

Publication series

NameProceedings -Design, Automation and Test in Europe, DATE
ISSN (Print)1530-1591

Other

OtherDesign, Automation and Test in Europe, DATE 2008
CountryGermany
CityMunich
Period3/10/083/14/08

Fingerprint

Adders
Throughput
Degradation
Defects
Flip flop circuits
Redundancy
Clocks
Transistors
Pipelines
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Ghosh, S., Ndai, P., & Roy, K. (2008). A novel low overhead fault tolerant Kogge-Stone adder using adaptive clocking. In Design, Automation and Test in Europe, DATE 2008 (pp. 366-371). [4484707] (Proceedings -Design, Automation and Test in Europe, DATE). https://doi.org/10.1109/DATE.2008.4484707
Ghosh, Swaroop ; Ndai, Patrick ; Roy, Kaushik. / A novel low overhead fault tolerant Kogge-Stone adder using adaptive clocking. Design, Automation and Test in Europe, DATE 2008. 2008. pp. 366-371 (Proceedings -Design, Automation and Test in Europe, DATE).
@inproceedings{7c5fe2f0a2604aa0ad0a1ed43f48b952,
title = "A novel low overhead fault tolerant Kogge-Stone adder using adaptive clocking",
abstract = "As the feature size of transistors gets smaller, fabricating them becomes challenging. Manufacturing process follows various corrective design-for-manufacturing (DFM) steps to avoid shorts/opens/bridges. However, it is not possible to completely eliminate the possibility of such defects. If spare units are not present to replace the defective parts, then such failures cause yield loss. In this paper, we present a fault tolerant technique to leverage the redundancy present in high speed regular circuits such as Kogge-Stone adder (KSA). Due to its regularity and speed, KSA is widely used in ALU design. In KSA, the carries are computed fast by computing them in parallel. Our technique is based on the fact that even and odd carries are mutually exclusive. Therefore, defect in even bit can only corrupt the even Sum outputs whereas the odd Sums are computed correctly (and vice versa). To efficiently utilize the above property of KSA in presence of defects, we perform addition in two- clock cycles. In cycle-1, one of the correct set of bits (even or odd) are computed and stored at output registers. In cycle-2, the operands are shifted by one bit and the remaining sets of bits (odd or even) are computed and stored. This allows us to tolerate the defect at the cost of throughput degradation while maintaining high frequency and yield. The proposed technique can tolerate any number of faults as long as they are confined to either even or odd bits (but not in both). Further, this technique is applicable for any type of fault model (stuck-at, bridging, complete opens/shorts). We performed simulations on 64-bit KSA using 180nm devices. The results indicate that the proposed technique incur less that 1{\%} area overhead. Note that there is very little throughput degradation (<0.3{\%}) for the fault-free adders. The proposed technique utilizes the existing scan flip-flops for storage and shifting operation to minimize the area/performance overhead. Finally, the proposed technique is used in a superscalar processor, whereby the faulty adder is assigned lower priority than fault-free adders to reduce the overall throughput degradation. Experiments performed using Simplescalar for a superscalar pipeline (with four integer adders) show throughput degradation of 0.5{\%} in the presence of a single defective adder.",
author = "Swaroop Ghosh and Patrick Ndai and Kaushik Roy",
year = "2008",
month = "8",
day = "25",
doi = "10.1109/DATE.2008.4484707",
language = "English (US)",
isbn = "9783981080",
series = "Proceedings -Design, Automation and Test in Europe, DATE",
pages = "366--371",
booktitle = "Design, Automation and Test in Europe, DATE 2008",

}

Ghosh, S, Ndai, P & Roy, K 2008, A novel low overhead fault tolerant Kogge-Stone adder using adaptive clocking. in Design, Automation and Test in Europe, DATE 2008., 4484707, Proceedings -Design, Automation and Test in Europe, DATE, pp. 366-371, Design, Automation and Test in Europe, DATE 2008, Munich, Germany, 3/10/08. https://doi.org/10.1109/DATE.2008.4484707

A novel low overhead fault tolerant Kogge-Stone adder using adaptive clocking. / Ghosh, Swaroop; Ndai, Patrick; Roy, Kaushik.

Design, Automation and Test in Europe, DATE 2008. 2008. p. 366-371 4484707 (Proceedings -Design, Automation and Test in Europe, DATE).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A novel low overhead fault tolerant Kogge-Stone adder using adaptive clocking

AU - Ghosh, Swaroop

AU - Ndai, Patrick

AU - Roy, Kaushik

PY - 2008/8/25

Y1 - 2008/8/25

N2 - As the feature size of transistors gets smaller, fabricating them becomes challenging. Manufacturing process follows various corrective design-for-manufacturing (DFM) steps to avoid shorts/opens/bridges. However, it is not possible to completely eliminate the possibility of such defects. If spare units are not present to replace the defective parts, then such failures cause yield loss. In this paper, we present a fault tolerant technique to leverage the redundancy present in high speed regular circuits such as Kogge-Stone adder (KSA). Due to its regularity and speed, KSA is widely used in ALU design. In KSA, the carries are computed fast by computing them in parallel. Our technique is based on the fact that even and odd carries are mutually exclusive. Therefore, defect in even bit can only corrupt the even Sum outputs whereas the odd Sums are computed correctly (and vice versa). To efficiently utilize the above property of KSA in presence of defects, we perform addition in two- clock cycles. In cycle-1, one of the correct set of bits (even or odd) are computed and stored at output registers. In cycle-2, the operands are shifted by one bit and the remaining sets of bits (odd or even) are computed and stored. This allows us to tolerate the defect at the cost of throughput degradation while maintaining high frequency and yield. The proposed technique can tolerate any number of faults as long as they are confined to either even or odd bits (but not in both). Further, this technique is applicable for any type of fault model (stuck-at, bridging, complete opens/shorts). We performed simulations on 64-bit KSA using 180nm devices. The results indicate that the proposed technique incur less that 1% area overhead. Note that there is very little throughput degradation (<0.3%) for the fault-free adders. The proposed technique utilizes the existing scan flip-flops for storage and shifting operation to minimize the area/performance overhead. Finally, the proposed technique is used in a superscalar processor, whereby the faulty adder is assigned lower priority than fault-free adders to reduce the overall throughput degradation. Experiments performed using Simplescalar for a superscalar pipeline (with four integer adders) show throughput degradation of 0.5% in the presence of a single defective adder.

AB - As the feature size of transistors gets smaller, fabricating them becomes challenging. Manufacturing process follows various corrective design-for-manufacturing (DFM) steps to avoid shorts/opens/bridges. However, it is not possible to completely eliminate the possibility of such defects. If spare units are not present to replace the defective parts, then such failures cause yield loss. In this paper, we present a fault tolerant technique to leverage the redundancy present in high speed regular circuits such as Kogge-Stone adder (KSA). Due to its regularity and speed, KSA is widely used in ALU design. In KSA, the carries are computed fast by computing them in parallel. Our technique is based on the fact that even and odd carries are mutually exclusive. Therefore, defect in even bit can only corrupt the even Sum outputs whereas the odd Sums are computed correctly (and vice versa). To efficiently utilize the above property of KSA in presence of defects, we perform addition in two- clock cycles. In cycle-1, one of the correct set of bits (even or odd) are computed and stored at output registers. In cycle-2, the operands are shifted by one bit and the remaining sets of bits (odd or even) are computed and stored. This allows us to tolerate the defect at the cost of throughput degradation while maintaining high frequency and yield. The proposed technique can tolerate any number of faults as long as they are confined to either even or odd bits (but not in both). Further, this technique is applicable for any type of fault model (stuck-at, bridging, complete opens/shorts). We performed simulations on 64-bit KSA using 180nm devices. The results indicate that the proposed technique incur less that 1% area overhead. Note that there is very little throughput degradation (<0.3%) for the fault-free adders. The proposed technique utilizes the existing scan flip-flops for storage and shifting operation to minimize the area/performance overhead. Finally, the proposed technique is used in a superscalar processor, whereby the faulty adder is assigned lower priority than fault-free adders to reduce the overall throughput degradation. Experiments performed using Simplescalar for a superscalar pipeline (with four integer adders) show throughput degradation of 0.5% in the presence of a single defective adder.

UR - http://www.scopus.com/inward/record.url?scp=49749085509&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=49749085509&partnerID=8YFLogxK

U2 - 10.1109/DATE.2008.4484707

DO - 10.1109/DATE.2008.4484707

M3 - Conference contribution

SN - 9783981080

SN - 9789783981089

T3 - Proceedings -Design, Automation and Test in Europe, DATE

SP - 366

EP - 371

BT - Design, Automation and Test in Europe, DATE 2008

ER -

Ghosh S, Ndai P, Roy K. A novel low overhead fault tolerant Kogge-Stone adder using adaptive clocking. In Design, Automation and Test in Europe, DATE 2008. 2008. p. 366-371. 4484707. (Proceedings -Design, Automation and Test in Europe, DATE). https://doi.org/10.1109/DATE.2008.4484707