A novel on-chip delay measurement hardware for efficient speed-binning

A. Raychowdhury, Swaroop Ghosh, K. Roy

Research output: Chapter in Book/Report/Conference proceedingConference contribution

27 Citations (Scopus)

Abstract

With the aggressive scaling of the CMOS technology parametric variation of the transistor threshold voltage causes significant spread in the circuit delay as well as leakage spectrum. Consequently, speed binning of the high performance VLSI chips is essential and it costs significant amount of test application time. Further, the knowledge of the actual delay in the critical path of the circuit enables efficient use of typical low power methodologies e.g., voltage scaling, adaptive body biasing etc. In this paper, we have proposed a novel on-chip, low overhead and process tolerant delay measurement circuit which can estimate the critical path delay in a single clock period. This has the advantage of efficient on-chip speed binning.

Original languageEnglish (US)
Title of host publicationProceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005
Pages287-292
Number of pages6
DOIs
StatePublished - Dec 1 2005
Event11th IEEE International On-Line Testing Symposium, IOLTS 2005 - French Riviera, France
Duration: Jul 6 2005Jul 8 2005

Publication series

NameProceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005
Volume2005

Other

Other11th IEEE International On-Line Testing Symposium, IOLTS 2005
CountryFrance
CityFrench Riviera
Period7/6/057/8/05

Fingerprint

Delay circuits
Hardware
Networks (circuits)
Threshold voltage
Clocks
Transistors
Costs
Voltage scaling

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Raychowdhury, A., Ghosh, S., & Roy, K. (2005). A novel on-chip delay measurement hardware for efficient speed-binning. In Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005 (pp. 287-292). [1498175] (Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005; Vol. 2005). https://doi.org/10.1109/IOLTS.2005.10
Raychowdhury, A. ; Ghosh, Swaroop ; Roy, K. / A novel on-chip delay measurement hardware for efficient speed-binning. Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005. 2005. pp. 287-292 (Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005).
@inproceedings{0698a7d61c344e4e9e1675f2bdcb36cf,
title = "A novel on-chip delay measurement hardware for efficient speed-binning",
abstract = "With the aggressive scaling of the CMOS technology parametric variation of the transistor threshold voltage causes significant spread in the circuit delay as well as leakage spectrum. Consequently, speed binning of the high performance VLSI chips is essential and it costs significant amount of test application time. Further, the knowledge of the actual delay in the critical path of the circuit enables efficient use of typical low power methodologies e.g., voltage scaling, adaptive body biasing etc. In this paper, we have proposed a novel on-chip, low overhead and process tolerant delay measurement circuit which can estimate the critical path delay in a single clock period. This has the advantage of efficient on-chip speed binning.",
author = "A. Raychowdhury and Swaroop Ghosh and K. Roy",
year = "2005",
month = "12",
day = "1",
doi = "10.1109/IOLTS.2005.10",
language = "English (US)",
isbn = "0769524060",
series = "Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005",
pages = "287--292",
booktitle = "Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005",

}

Raychowdhury, A, Ghosh, S & Roy, K 2005, A novel on-chip delay measurement hardware for efficient speed-binning. in Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005., 1498175, Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005, vol. 2005, pp. 287-292, 11th IEEE International On-Line Testing Symposium, IOLTS 2005, French Riviera, France, 7/6/05. https://doi.org/10.1109/IOLTS.2005.10

A novel on-chip delay measurement hardware for efficient speed-binning. / Raychowdhury, A.; Ghosh, Swaroop; Roy, K.

Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005. 2005. p. 287-292 1498175 (Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005; Vol. 2005).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A novel on-chip delay measurement hardware for efficient speed-binning

AU - Raychowdhury, A.

AU - Ghosh, Swaroop

AU - Roy, K.

PY - 2005/12/1

Y1 - 2005/12/1

N2 - With the aggressive scaling of the CMOS technology parametric variation of the transistor threshold voltage causes significant spread in the circuit delay as well as leakage spectrum. Consequently, speed binning of the high performance VLSI chips is essential and it costs significant amount of test application time. Further, the knowledge of the actual delay in the critical path of the circuit enables efficient use of typical low power methodologies e.g., voltage scaling, adaptive body biasing etc. In this paper, we have proposed a novel on-chip, low overhead and process tolerant delay measurement circuit which can estimate the critical path delay in a single clock period. This has the advantage of efficient on-chip speed binning.

AB - With the aggressive scaling of the CMOS technology parametric variation of the transistor threshold voltage causes significant spread in the circuit delay as well as leakage spectrum. Consequently, speed binning of the high performance VLSI chips is essential and it costs significant amount of test application time. Further, the knowledge of the actual delay in the critical path of the circuit enables efficient use of typical low power methodologies e.g., voltage scaling, adaptive body biasing etc. In this paper, we have proposed a novel on-chip, low overhead and process tolerant delay measurement circuit which can estimate the critical path delay in a single clock period. This has the advantage of efficient on-chip speed binning.

UR - http://www.scopus.com/inward/record.url?scp=33745485465&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33745485465&partnerID=8YFLogxK

U2 - 10.1109/IOLTS.2005.10

DO - 10.1109/IOLTS.2005.10

M3 - Conference contribution

AN - SCOPUS:33745485465

SN - 0769524060

SN - 9780769524061

T3 - Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005

SP - 287

EP - 292

BT - Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005

ER -

Raychowdhury A, Ghosh S, Roy K. A novel on-chip delay measurement hardware for efficient speed-binning. In Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005. 2005. p. 287-292. 1498175. (Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005). https://doi.org/10.1109/IOLTS.2005.10