A novel threshold voltage defined switch for circuit camouflaging

Ithihasa Reddy Nirmala, Deepak Vontela, Swaroop Ghosh, Anirudh Iyengar

Research output: Chapter in Book/Report/Conference proceedingConference contribution

11 Citations (Scopus)

Abstract

Semiconductor supply chain is increasingly getting exposed to variety of security attacks such as Trojan insertion, cloning, counterfeiting, reverse engineering (RE), piracy of Intellectual Property (IP) or Integrated Circuit (IC) and side-channel analysis due to involvement of untrusted parties. In this paper, we propose threshold voltage-defined switches that will camouflage the logic gate both logically and physically to resist RE and IP piracy. The proposed gate can function as NAND, AND, NOR, OR, XOR, and XNOR robustly using threshold defined switches. We also propose a flavor of camouflaged gate that represents reduced functionality (NAND, NOR and NOT) at much lower overhead. The camouflaged design operates at nominal voltage and obeys conventional reliability limits. A small fraction of gates can be camouflaged to increase the RE effort extremely high. Simulation results indicate 46-53% area, 59-68% delay and 52-76% power overhead when 5-15% gates are identified and camouflaged using the proposed gate. A significant higher RE effort is achieved when the proposed gate is employed in the netlist using controllability, observability and hamming distance sensitivity based gate selection metrics.

Original languageEnglish (US)
Title of host publicationProceedings - 2016 21st IEEE European Test Symposium, ETS 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781467396592
DOIs
StatePublished - Jul 22 2016
Event21st IEEE European Test Symposium, ETS 2016 - Amsterdam, Netherlands
Duration: May 23 2016May 26 2016

Publication series

NameProceedings of the European Test Workshop
Volume2016-July
ISSN (Print)1530-1877
ISSN (Electronic)1558-1780

Other

Other21st IEEE European Test Symposium, ETS 2016
CountryNetherlands
CityAmsterdam
Period5/23/165/26/16

Fingerprint

Reverse engineering
Threshold voltage
Switches
Networks (circuits)
Intellectual property
Camouflage
Hamming distance
Logic gates
Cloning
Flavors
Observability
Controllability
Supply chains
Integrated circuits
Semiconductor materials
Electric potential

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Industrial and Manufacturing Engineering
  • Software

Cite this

Nirmala, I. R., Vontela, D., Ghosh, S., & Iyengar, A. (2016). A novel threshold voltage defined switch for circuit camouflaging. In Proceedings - 2016 21st IEEE European Test Symposium, ETS 2016 [7519286] (Proceedings of the European Test Workshop; Vol. 2016-July). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ETS.2016.7519286
Nirmala, Ithihasa Reddy ; Vontela, Deepak ; Ghosh, Swaroop ; Iyengar, Anirudh. / A novel threshold voltage defined switch for circuit camouflaging. Proceedings - 2016 21st IEEE European Test Symposium, ETS 2016. Institute of Electrical and Electronics Engineers Inc., 2016. (Proceedings of the European Test Workshop).
@inproceedings{1cf64286474f49d5852defe9eebfe7c1,
title = "A novel threshold voltage defined switch for circuit camouflaging",
abstract = "Semiconductor supply chain is increasingly getting exposed to variety of security attacks such as Trojan insertion, cloning, counterfeiting, reverse engineering (RE), piracy of Intellectual Property (IP) or Integrated Circuit (IC) and side-channel analysis due to involvement of untrusted parties. In this paper, we propose threshold voltage-defined switches that will camouflage the logic gate both logically and physically to resist RE and IP piracy. The proposed gate can function as NAND, AND, NOR, OR, XOR, and XNOR robustly using threshold defined switches. We also propose a flavor of camouflaged gate that represents reduced functionality (NAND, NOR and NOT) at much lower overhead. The camouflaged design operates at nominal voltage and obeys conventional reliability limits. A small fraction of gates can be camouflaged to increase the RE effort extremely high. Simulation results indicate 46-53{\%} area, 59-68{\%} delay and 52-76{\%} power overhead when 5-15{\%} gates are identified and camouflaged using the proposed gate. A significant higher RE effort is achieved when the proposed gate is employed in the netlist using controllability, observability and hamming distance sensitivity based gate selection metrics.",
author = "Nirmala, {Ithihasa Reddy} and Deepak Vontela and Swaroop Ghosh and Anirudh Iyengar",
year = "2016",
month = "7",
day = "22",
doi = "10.1109/ETS.2016.7519286",
language = "English (US)",
series = "Proceedings of the European Test Workshop",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "Proceedings - 2016 21st IEEE European Test Symposium, ETS 2016",
address = "United States",

}

Nirmala, IR, Vontela, D, Ghosh, S & Iyengar, A 2016, A novel threshold voltage defined switch for circuit camouflaging. in Proceedings - 2016 21st IEEE European Test Symposium, ETS 2016., 7519286, Proceedings of the European Test Workshop, vol. 2016-July, Institute of Electrical and Electronics Engineers Inc., 21st IEEE European Test Symposium, ETS 2016, Amsterdam, Netherlands, 5/23/16. https://doi.org/10.1109/ETS.2016.7519286

A novel threshold voltage defined switch for circuit camouflaging. / Nirmala, Ithihasa Reddy; Vontela, Deepak; Ghosh, Swaroop; Iyengar, Anirudh.

Proceedings - 2016 21st IEEE European Test Symposium, ETS 2016. Institute of Electrical and Electronics Engineers Inc., 2016. 7519286 (Proceedings of the European Test Workshop; Vol. 2016-July).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A novel threshold voltage defined switch for circuit camouflaging

AU - Nirmala, Ithihasa Reddy

AU - Vontela, Deepak

AU - Ghosh, Swaroop

AU - Iyengar, Anirudh

PY - 2016/7/22

Y1 - 2016/7/22

N2 - Semiconductor supply chain is increasingly getting exposed to variety of security attacks such as Trojan insertion, cloning, counterfeiting, reverse engineering (RE), piracy of Intellectual Property (IP) or Integrated Circuit (IC) and side-channel analysis due to involvement of untrusted parties. In this paper, we propose threshold voltage-defined switches that will camouflage the logic gate both logically and physically to resist RE and IP piracy. The proposed gate can function as NAND, AND, NOR, OR, XOR, and XNOR robustly using threshold defined switches. We also propose a flavor of camouflaged gate that represents reduced functionality (NAND, NOR and NOT) at much lower overhead. The camouflaged design operates at nominal voltage and obeys conventional reliability limits. A small fraction of gates can be camouflaged to increase the RE effort extremely high. Simulation results indicate 46-53% area, 59-68% delay and 52-76% power overhead when 5-15% gates are identified and camouflaged using the proposed gate. A significant higher RE effort is achieved when the proposed gate is employed in the netlist using controllability, observability and hamming distance sensitivity based gate selection metrics.

AB - Semiconductor supply chain is increasingly getting exposed to variety of security attacks such as Trojan insertion, cloning, counterfeiting, reverse engineering (RE), piracy of Intellectual Property (IP) or Integrated Circuit (IC) and side-channel analysis due to involvement of untrusted parties. In this paper, we propose threshold voltage-defined switches that will camouflage the logic gate both logically and physically to resist RE and IP piracy. The proposed gate can function as NAND, AND, NOR, OR, XOR, and XNOR robustly using threshold defined switches. We also propose a flavor of camouflaged gate that represents reduced functionality (NAND, NOR and NOT) at much lower overhead. The camouflaged design operates at nominal voltage and obeys conventional reliability limits. A small fraction of gates can be camouflaged to increase the RE effort extremely high. Simulation results indicate 46-53% area, 59-68% delay and 52-76% power overhead when 5-15% gates are identified and camouflaged using the proposed gate. A significant higher RE effort is achieved when the proposed gate is employed in the netlist using controllability, observability and hamming distance sensitivity based gate selection metrics.

UR - http://www.scopus.com/inward/record.url?scp=84991516831&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84991516831&partnerID=8YFLogxK

U2 - 10.1109/ETS.2016.7519286

DO - 10.1109/ETS.2016.7519286

M3 - Conference contribution

T3 - Proceedings of the European Test Workshop

BT - Proceedings - 2016 21st IEEE European Test Symposium, ETS 2016

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Nirmala IR, Vontela D, Ghosh S, Iyengar A. A novel threshold voltage defined switch for circuit camouflaging. In Proceedings - 2016 21st IEEE European Test Symposium, ETS 2016. Institute of Electrical and Electronics Engineers Inc. 2016. 7519286. (Proceedings of the European Test Workshop). https://doi.org/10.1109/ETS.2016.7519286