A power and resolution adaptive flash analog-to-digital converter

Jincheol Yoo, Daegyu Lee, Kyusun Choi, Jongsoo Kim

Research output: Contribution to conferencePaper

29 Citations (Scopus)

Abstract

A new power and resolution adaptive flash ADC, named PRA-ADC, is proposed. The PRA-ADC enables exponential power reduction with linear resolution reduction. Unused parallel voltage comparators are switched to standby mode. The voltage comparators consume only the leakage power during the standby mode. The PRA-ADC, capable of operating at 5-bit, 6-bit, 7-bit, and 8-bit precision, dissipates 69 mW at 5-bit and 435 mW at 8-bit. The PRA-ADC was designed and simulated with 0.18 μm CMOS technology. The PRA-ADC design is applicable to RD portable communication devices, allowing tighter management of power and efficiency.

Original languageEnglish (US)
Pages233-236
Number of pages4
StatePublished - Dec 1 2002
EventProceedings of the 2002 International Symposium on Low Power Electronics and Design - Monterey, CA, United States
Duration: Aug 12 2002Aug 14 2002

Other

OtherProceedings of the 2002 International Symposium on Low Power Electronics and Design
CountryUnited States
CityMonterey, CA
Period8/12/028/14/02

Fingerprint

Digital to analog conversion
Comparator circuits
Communication

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Yoo, J., Lee, D., Choi, K., & Kim, J. (2002). A power and resolution adaptive flash analog-to-digital converter. 233-236. Paper presented at Proceedings of the 2002 International Symposium on Low Power Electronics and Design, Monterey, CA, United States.
Yoo, Jincheol ; Lee, Daegyu ; Choi, Kyusun ; Kim, Jongsoo. / A power and resolution adaptive flash analog-to-digital converter. Paper presented at Proceedings of the 2002 International Symposium on Low Power Electronics and Design, Monterey, CA, United States.4 p.
@conference{c97ea9ccafd14d8da4c7505fe46a6591,
title = "A power and resolution adaptive flash analog-to-digital converter",
abstract = "A new power and resolution adaptive flash ADC, named PRA-ADC, is proposed. The PRA-ADC enables exponential power reduction with linear resolution reduction. Unused parallel voltage comparators are switched to standby mode. The voltage comparators consume only the leakage power during the standby mode. The PRA-ADC, capable of operating at 5-bit, 6-bit, 7-bit, and 8-bit precision, dissipates 69 mW at 5-bit and 435 mW at 8-bit. The PRA-ADC was designed and simulated with 0.18 μm CMOS technology. The PRA-ADC design is applicable to RD portable communication devices, allowing tighter management of power and efficiency.",
author = "Jincheol Yoo and Daegyu Lee and Kyusun Choi and Jongsoo Kim",
year = "2002",
month = "12",
day = "1",
language = "English (US)",
pages = "233--236",
note = "Proceedings of the 2002 International Symposium on Low Power Electronics and Design ; Conference date: 12-08-2002 Through 14-08-2002",

}

Yoo, J, Lee, D, Choi, K & Kim, J 2002, 'A power and resolution adaptive flash analog-to-digital converter', Paper presented at Proceedings of the 2002 International Symposium on Low Power Electronics and Design, Monterey, CA, United States, 8/12/02 - 8/14/02 pp. 233-236.

A power and resolution adaptive flash analog-to-digital converter. / Yoo, Jincheol; Lee, Daegyu; Choi, Kyusun; Kim, Jongsoo.

2002. 233-236 Paper presented at Proceedings of the 2002 International Symposium on Low Power Electronics and Design, Monterey, CA, United States.

Research output: Contribution to conferencePaper

TY - CONF

T1 - A power and resolution adaptive flash analog-to-digital converter

AU - Yoo, Jincheol

AU - Lee, Daegyu

AU - Choi, Kyusun

AU - Kim, Jongsoo

PY - 2002/12/1

Y1 - 2002/12/1

N2 - A new power and resolution adaptive flash ADC, named PRA-ADC, is proposed. The PRA-ADC enables exponential power reduction with linear resolution reduction. Unused parallel voltage comparators are switched to standby mode. The voltage comparators consume only the leakage power during the standby mode. The PRA-ADC, capable of operating at 5-bit, 6-bit, 7-bit, and 8-bit precision, dissipates 69 mW at 5-bit and 435 mW at 8-bit. The PRA-ADC was designed and simulated with 0.18 μm CMOS technology. The PRA-ADC design is applicable to RD portable communication devices, allowing tighter management of power and efficiency.

AB - A new power and resolution adaptive flash ADC, named PRA-ADC, is proposed. The PRA-ADC enables exponential power reduction with linear resolution reduction. Unused parallel voltage comparators are switched to standby mode. The voltage comparators consume only the leakage power during the standby mode. The PRA-ADC, capable of operating at 5-bit, 6-bit, 7-bit, and 8-bit precision, dissipates 69 mW at 5-bit and 435 mW at 8-bit. The PRA-ADC was designed and simulated with 0.18 μm CMOS technology. The PRA-ADC design is applicable to RD portable communication devices, allowing tighter management of power and efficiency.

UR - http://www.scopus.com/inward/record.url?scp=0036954752&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036954752&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0036954752

SP - 233

EP - 236

ER -

Yoo J, Lee D, Choi K, Kim J. A power and resolution adaptive flash analog-to-digital converter. 2002. Paper presented at Proceedings of the 2002 International Symposium on Low Power Electronics and Design, Monterey, CA, United States.