A reconfigurable low-power BDD logic architecture using ferroelectric single-electron transistors

Lu Liu, Xueqing Li, Vijaykrishnan Narayanan, Suman Datta

Research output: Contribution to journalArticle

9 Scopus citations

Abstract

This paper presents ferroelectric single-electron transistors (SETs) with tunable tunnel barriers and their application in a reconfigurable binary decision diagram (BDD) logic architecture. In this experimental demonstration, the SETs can be programmed into short, open, and Coulomb blockade modes to construct the BDD fabric. We experimentally demonstrate the decision node, consisting of two SETs, with robust path switching characteristics. Harnessing such programmability and path switching features, a nonvolatile reconfigurable low-power BDD logic is achieved. A ferroelectric dielectric-based split gate configuration and a differential biasing scheme are utilized to share the programming resources and reduce the energy consumption. Peripheral interface circuits are designed to recover the output signal swing for cascaded BDD logic demonstration and to provide noise immunity. The simulation shows that with sufficient circuitry complexity or a latched dynamic CMOS interface, the proposed BDD architecture achieves higher power efficiency than CMOS at the same throughput delay.

Original languageEnglish (US)
Article number7035087
Pages (from-to)1052-1057
Number of pages6
JournalIEEE Transactions on Electron Devices
Volume62
Issue number3
DOIs
StatePublished - Mar 2015

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A reconfigurable low-power BDD logic architecture using ferroelectric single-electron transistors'. Together they form a unique fingerprint.

  • Cite this