A scalable bandwidth-aware architecture for connected component labeling

Vikram Sampath Kumar, Kevin Irick, Ahmed Al Maashri, Vijaykrishnan Narayanan

Research output: Chapter in Book/Report/Conference proceedingChapter

4 Citations (Scopus)

Abstract

This chapter discusses the design and implementation of a streaming-based Connected Component Labeling architecture. The architecture implements a scalable processor, which can be tuned to match the available I/O bandwidth on the computing platform that hosts the hardware. In addition, the chapter presents the hardware performance measurements when implemented on an FPGA platform.

Original languageEnglish (US)
Title of host publicationVLSI 2010 Annual Symposium
Subtitle of host publicationSelected papers
EditorsNikolaos Voros, Amar Mukherjee, Nicolas Sklavos, Konstantinos Masselos, Michael Huebner
Pages133-149
Number of pages17
DOIs
StatePublished - Dec 1 2011

Publication series

NameLecture Notes in Electrical Engineering
Volume105 LNEE
ISSN (Print)1876-1100
ISSN (Electronic)1876-1119

Fingerprint

Labeling
Hardware
Bandwidth
Field programmable gate arrays (FPGA)

All Science Journal Classification (ASJC) codes

  • Industrial and Manufacturing Engineering

Cite this

Kumar, V. S., Irick, K., Maashri, A. A., & Narayanan, V. (2011). A scalable bandwidth-aware architecture for connected component labeling. In N. Voros, A. Mukherjee, N. Sklavos, K. Masselos, & M. Huebner (Eds.), VLSI 2010 Annual Symposium: Selected papers (pp. 133-149). (Lecture Notes in Electrical Engineering; Vol. 105 LNEE). https://doi.org/10.1007/978-94-007-1488-5_8
Kumar, Vikram Sampath ; Irick, Kevin ; Maashri, Ahmed Al ; Narayanan, Vijaykrishnan. / A scalable bandwidth-aware architecture for connected component labeling. VLSI 2010 Annual Symposium: Selected papers. editor / Nikolaos Voros ; Amar Mukherjee ; Nicolas Sklavos ; Konstantinos Masselos ; Michael Huebner. 2011. pp. 133-149 (Lecture Notes in Electrical Engineering).
@inbook{7262aef4f1444860945bcb07c86768ee,
title = "A scalable bandwidth-aware architecture for connected component labeling",
abstract = "This chapter discusses the design and implementation of a streaming-based Connected Component Labeling architecture. The architecture implements a scalable processor, which can be tuned to match the available I/O bandwidth on the computing platform that hosts the hardware. In addition, the chapter presents the hardware performance measurements when implemented on an FPGA platform.",
author = "Kumar, {Vikram Sampath} and Kevin Irick and Maashri, {Ahmed Al} and Vijaykrishnan Narayanan",
year = "2011",
month = "12",
day = "1",
doi = "10.1007/978-94-007-1488-5_8",
language = "English (US)",
isbn = "9789400714878",
series = "Lecture Notes in Electrical Engineering",
pages = "133--149",
editor = "Nikolaos Voros and Amar Mukherjee and Nicolas Sklavos and Konstantinos Masselos and Michael Huebner",
booktitle = "VLSI 2010 Annual Symposium",

}

Kumar, VS, Irick, K, Maashri, AA & Narayanan, V 2011, A scalable bandwidth-aware architecture for connected component labeling. in N Voros, A Mukherjee, N Sklavos, K Masselos & M Huebner (eds), VLSI 2010 Annual Symposium: Selected papers. Lecture Notes in Electrical Engineering, vol. 105 LNEE, pp. 133-149. https://doi.org/10.1007/978-94-007-1488-5_8

A scalable bandwidth-aware architecture for connected component labeling. / Kumar, Vikram Sampath; Irick, Kevin; Maashri, Ahmed Al; Narayanan, Vijaykrishnan.

VLSI 2010 Annual Symposium: Selected papers. ed. / Nikolaos Voros; Amar Mukherjee; Nicolas Sklavos; Konstantinos Masselos; Michael Huebner. 2011. p. 133-149 (Lecture Notes in Electrical Engineering; Vol. 105 LNEE).

Research output: Chapter in Book/Report/Conference proceedingChapter

TY - CHAP

T1 - A scalable bandwidth-aware architecture for connected component labeling

AU - Kumar, Vikram Sampath

AU - Irick, Kevin

AU - Maashri, Ahmed Al

AU - Narayanan, Vijaykrishnan

PY - 2011/12/1

Y1 - 2011/12/1

N2 - This chapter discusses the design and implementation of a streaming-based Connected Component Labeling architecture. The architecture implements a scalable processor, which can be tuned to match the available I/O bandwidth on the computing platform that hosts the hardware. In addition, the chapter presents the hardware performance measurements when implemented on an FPGA platform.

AB - This chapter discusses the design and implementation of a streaming-based Connected Component Labeling architecture. The architecture implements a scalable processor, which can be tuned to match the available I/O bandwidth on the computing platform that hosts the hardware. In addition, the chapter presents the hardware performance measurements when implemented on an FPGA platform.

UR - http://www.scopus.com/inward/record.url?scp=84856609182&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84856609182&partnerID=8YFLogxK

U2 - 10.1007/978-94-007-1488-5_8

DO - 10.1007/978-94-007-1488-5_8

M3 - Chapter

AN - SCOPUS:84856609182

SN - 9789400714878

T3 - Lecture Notes in Electrical Engineering

SP - 133

EP - 149

BT - VLSI 2010 Annual Symposium

A2 - Voros, Nikolaos

A2 - Mukherjee, Amar

A2 - Sklavos, Nicolas

A2 - Masselos, Konstantinos

A2 - Huebner, Michael

ER -

Kumar VS, Irick K, Maashri AA, Narayanan V. A scalable bandwidth-aware architecture for connected component labeling. In Voros N, Mukherjee A, Sklavos N, Masselos K, Huebner M, editors, VLSI 2010 Annual Symposium: Selected papers. 2011. p. 133-149. (Lecture Notes in Electrical Engineering). https://doi.org/10.1007/978-94-007-1488-5_8