A System for Designing, Simulating, and Testing High Performance VLSI Signal Processors

Robert Michael Owens, Mary Jane Irwin

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

This paper describes a high-level development system that can be used to design, simulate, and test high performance VLSI signal processors (filters, convolvers, transformers). While the system uses a number of previously studied techniques (silicon compilation, hierarchical design, and hardware description languages), they are combined in a novel way within the development system. Furthermore, the development system allowed us to investigate how these techniques interrelate with one another. The design process is fully automated and requires that the user specify only a few parameters such as operation, precision, size, and architecture type. The built-in digit pipelined architectures are based on a class of fast algorithms for the above operations. The basic components are compact and have a very small gate delay.

Original languageEnglish (US)
Pages (from-to)420-428
Number of pages9
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume5
Issue number3
DOIs
StatePublished - Jul 1986

Fingerprint

Testing
Computer hardware description languages
Silicon

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

@article{40f1cdab59b44f6e88f71cea52353575,
title = "A System for Designing, Simulating, and Testing High Performance VLSI Signal Processors",
abstract = "This paper describes a high-level development system that can be used to design, simulate, and test high performance VLSI signal processors (filters, convolvers, transformers). While the system uses a number of previously studied techniques (silicon compilation, hierarchical design, and hardware description languages), they are combined in a novel way within the development system. Furthermore, the development system allowed us to investigate how these techniques interrelate with one another. The design process is fully automated and requires that the user specify only a few parameters such as operation, precision, size, and architecture type. The built-in digit pipelined architectures are based on a class of fast algorithms for the above operations. The basic components are compact and have a very small gate delay.",
author = "Owens, {Robert Michael} and Irwin, {Mary Jane}",
year = "1986",
month = "7",
doi = "10.1109/TCAD.1986.1270211",
language = "English (US)",
volume = "5",
pages = "420--428",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

A System for Designing, Simulating, and Testing High Performance VLSI Signal Processors. / Owens, Robert Michael; Irwin, Mary Jane.

In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 5, No. 3, 07.1986, p. 420-428.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A System for Designing, Simulating, and Testing High Performance VLSI Signal Processors

AU - Owens, Robert Michael

AU - Irwin, Mary Jane

PY - 1986/7

Y1 - 1986/7

N2 - This paper describes a high-level development system that can be used to design, simulate, and test high performance VLSI signal processors (filters, convolvers, transformers). While the system uses a number of previously studied techniques (silicon compilation, hierarchical design, and hardware description languages), they are combined in a novel way within the development system. Furthermore, the development system allowed us to investigate how these techniques interrelate with one another. The design process is fully automated and requires that the user specify only a few parameters such as operation, precision, size, and architecture type. The built-in digit pipelined architectures are based on a class of fast algorithms for the above operations. The basic components are compact and have a very small gate delay.

AB - This paper describes a high-level development system that can be used to design, simulate, and test high performance VLSI signal processors (filters, convolvers, transformers). While the system uses a number of previously studied techniques (silicon compilation, hierarchical design, and hardware description languages), they are combined in a novel way within the development system. Furthermore, the development system allowed us to investigate how these techniques interrelate with one another. The design process is fully automated and requires that the user specify only a few parameters such as operation, precision, size, and architecture type. The built-in digit pipelined architectures are based on a class of fast algorithms for the above operations. The basic components are compact and have a very small gate delay.

UR - http://www.scopus.com/inward/record.url?scp=0022755255&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0022755255&partnerID=8YFLogxK

U2 - 10.1109/TCAD.1986.1270211

DO - 10.1109/TCAD.1986.1270211

M3 - Article

AN - SCOPUS:0022755255

VL - 5

SP - 420

EP - 428

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 3

ER -