A write update cache coherence protocol for MIN-based multiprocessors with accessibility-based split caches

M. S. Algudady, Chitaranjan Das, M. J. Thazhuthaveetil

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

The authors present a cache coherence protocol for MIN-based multiprocessors with two distinct private caches: private-block caches containing information private to a processor and shared-block caches containing data accessible by all processors. The protocol utilizes a coherence control bus (snooping) for connecting all shared-block cache controllers. Timing problems due to variable transit delay through the MIN are dealt with by introducing transient states in the protocol. Assuming homogeneity of all nodes, a single-node queuing model is developed to analyze the system performance. This model is solved using the mean-value-analysis technique with protocol state probabilities, and few communication delays as input parameters. System performance measures are verified through simulation.

Original languageEnglish (US)
Title of host publicationProc Supercomput 90
PublisherPubl by IEEE
Pages544-553
Number of pages10
ISBN (Print)0818620560
StatePublished - 1990
EventProceedings of Supercomputing '90 -
Duration: Nov 12 1990Nov 16 1990

Other

OtherProceedings of Supercomputing '90
Period11/12/9011/16/90

Fingerprint

Value engineering
Controllers
Communication

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Algudady, M. S., Das, C., & Thazhuthaveetil, M. J. (1990). A write update cache coherence protocol for MIN-based multiprocessors with accessibility-based split caches. In Proc Supercomput 90 (pp. 544-553). Publ by IEEE.
Algudady, M. S. ; Das, Chitaranjan ; Thazhuthaveetil, M. J. / A write update cache coherence protocol for MIN-based multiprocessors with accessibility-based split caches. Proc Supercomput 90. Publ by IEEE, 1990. pp. 544-553
@inproceedings{2a23f46f6c154767885df64483fbf5e2,
title = "A write update cache coherence protocol for MIN-based multiprocessors with accessibility-based split caches",
abstract = "The authors present a cache coherence protocol for MIN-based multiprocessors with two distinct private caches: private-block caches containing information private to a processor and shared-block caches containing data accessible by all processors. The protocol utilizes a coherence control bus (snooping) for connecting all shared-block cache controllers. Timing problems due to variable transit delay through the MIN are dealt with by introducing transient states in the protocol. Assuming homogeneity of all nodes, a single-node queuing model is developed to analyze the system performance. This model is solved using the mean-value-analysis technique with protocol state probabilities, and few communication delays as input parameters. System performance measures are verified through simulation.",
author = "Algudady, {M. S.} and Chitaranjan Das and Thazhuthaveetil, {M. J.}",
year = "1990",
language = "English (US)",
isbn = "0818620560",
pages = "544--553",
booktitle = "Proc Supercomput 90",
publisher = "Publ by IEEE",

}

Algudady, MS, Das, C & Thazhuthaveetil, MJ 1990, A write update cache coherence protocol for MIN-based multiprocessors with accessibility-based split caches. in Proc Supercomput 90. Publ by IEEE, pp. 544-553, Proceedings of Supercomputing '90, 11/12/90.

A write update cache coherence protocol for MIN-based multiprocessors with accessibility-based split caches. / Algudady, M. S.; Das, Chitaranjan; Thazhuthaveetil, M. J.

Proc Supercomput 90. Publ by IEEE, 1990. p. 544-553.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A write update cache coherence protocol for MIN-based multiprocessors with accessibility-based split caches

AU - Algudady, M. S.

AU - Das, Chitaranjan

AU - Thazhuthaveetil, M. J.

PY - 1990

Y1 - 1990

N2 - The authors present a cache coherence protocol for MIN-based multiprocessors with two distinct private caches: private-block caches containing information private to a processor and shared-block caches containing data accessible by all processors. The protocol utilizes a coherence control bus (snooping) for connecting all shared-block cache controllers. Timing problems due to variable transit delay through the MIN are dealt with by introducing transient states in the protocol. Assuming homogeneity of all nodes, a single-node queuing model is developed to analyze the system performance. This model is solved using the mean-value-analysis technique with protocol state probabilities, and few communication delays as input parameters. System performance measures are verified through simulation.

AB - The authors present a cache coherence protocol for MIN-based multiprocessors with two distinct private caches: private-block caches containing information private to a processor and shared-block caches containing data accessible by all processors. The protocol utilizes a coherence control bus (snooping) for connecting all shared-block cache controllers. Timing problems due to variable transit delay through the MIN are dealt with by introducing transient states in the protocol. Assuming homogeneity of all nodes, a single-node queuing model is developed to analyze the system performance. This model is solved using the mean-value-analysis technique with protocol state probabilities, and few communication delays as input parameters. System performance measures are verified through simulation.

UR - http://www.scopus.com/inward/record.url?scp=0025566401&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0025566401&partnerID=8YFLogxK

M3 - Conference contribution

SN - 0818620560

SP - 544

EP - 553

BT - Proc Supercomput 90

PB - Publ by IEEE

ER -

Algudady MS, Das C, Thazhuthaveetil MJ. A write update cache coherence protocol for MIN-based multiprocessors with accessibility-based split caches. In Proc Supercomput 90. Publ by IEEE. 1990. p. 544-553