Adapting application mapping to systematic within-die process variations on chip multiprocessors

Yang Ding, Mahmut Kandemir, Mary Jane Irwin, Padma Raghavan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Scopus citations

Abstract

Process variations, which lead to timing and power variations across identically-designed components, have been identified as one of the key future design challenges by the semiconductor industry. Using worst case latency/power assumptions is one option to address process variations. This option, while simplifying the problem, is becoming less and less attractive as its performance and power costs keep increasing. As a result, exploring options that allow the software to have knowledge about the actual latency/power consumption values is critical for future systems. Targeting systematic process variations, this paper makes two contributions. First, we discuss how we can assign threads to the cores of a chip multiprocessor (CMP) with process variations in mind and show the energy-delay product (EDP) benefits such a process variation-aware thread mapping can bring. Second, we study the benefits of varying the frequencies on a subset of the cores to increase EDP savings. We propose and evaluate integer linear programming based thread mapping schemes in both studies. While these schemes operate with profile data, they can be made to work with partial profiling as well with the help of curve fitting. We tested our schemes using both sequential and multi-threaded benchmarks from different suites and the results collected indicate that we can achieve EDP savings as much as 73.4%, with an average saving of 37.1% over a process variation agnostic scheme.

Original languageEnglish (US)
Title of host publicationHigh Performance Embedded Architectures and Compilers - Fourth International Conference, HiPEAC 2009, Proceedings
Pages231-247
Number of pages17
DOIs
StatePublished - Feb 4 2009
Event4th International Conference on High Performance Embedded Architectures and Compilers, HiPEAC 2009 - Paphos, Cyprus
Duration: Jan 25 2009Jan 28 2009

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume5409 LNCS
ISSN (Print)0302-9743
ISSN (Electronic)1611-3349

Other

Other4th International Conference on High Performance Embedded Architectures and Compilers, HiPEAC 2009
CountryCyprus
CityPaphos
Period1/25/091/28/09

All Science Journal Classification (ASJC) codes

  • Theoretical Computer Science
  • Computer Science(all)

Fingerprint Dive into the research topics of 'Adapting application mapping to systematic within-die process variations on chip multiprocessors'. Together they form a unique fingerprint.

Cite this