Advancing Nonvolatile Computing with Nonvolatile NCFET Latches and Flip-Flops

Xueqing Li, Sumitha George, Kaisheng Ma, Wei Yu Tsai, Ahmedullah Aziz, John Morgan Sampson, Sumeet Kumar Gupta, Meng Fan Chang, Yongpan Liu, Suman Datta, Vijaykrishnan Narayanan

Research output: Contribution to journalArticle

24 Citations (Scopus)

Abstract

Nonvolatile computing has been proven to be effective in dealing with power supply outages for on-chip check-pointing in emerging energy-harvesting Internet-of-Things applications. It also plays an important role in power-gating to cut off leakage power for higher energy efficiency. However, existing on-chip state backup solutions for D flip-flop (DFF) have a bottleneck of significant energy and/or latency penalties which limit the overall energy efficiency and computing progress. Meanwhile, these solutions rely on external control that limits compatibility and increases system complexity. This paper proposes an approach to fundamentally advancing the nonvolatile computing paradigm by intrinsically nonvolatile area-efficient latches and flip-flops designs using negative capacitance FET. These designs consume fJ-level energy and ns-level intrinsic latency for a backup plus restore operation, e.g., 2.4 fJ in energy and 1.1 ns in time for one proposed nonvolatile DFF with a supply power of 0.80 V.

Original languageEnglish (US)
Article number7938368
Pages (from-to)2907-2919
Number of pages13
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
Volume64
Issue number11
DOIs
StatePublished - Nov 1 2017

Fingerprint

Flip flop circuits
Energy efficiency
Energy harvesting
Field effect transistors
Outages
Electron energy levels
Capacitance

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Li, Xueqing ; George, Sumitha ; Ma, Kaisheng ; Tsai, Wei Yu ; Aziz, Ahmedullah ; Sampson, John Morgan ; Gupta, Sumeet Kumar ; Chang, Meng Fan ; Liu, Yongpan ; Datta, Suman ; Narayanan, Vijaykrishnan. / Advancing Nonvolatile Computing with Nonvolatile NCFET Latches and Flip-Flops. In: IEEE Transactions on Circuits and Systems I: Regular Papers. 2017 ; Vol. 64, No. 11. pp. 2907-2919.
@article{93f3137fc5774fa6b6855e3d67ad6e9f,
title = "Advancing Nonvolatile Computing with Nonvolatile NCFET Latches and Flip-Flops",
abstract = "Nonvolatile computing has been proven to be effective in dealing with power supply outages for on-chip check-pointing in emerging energy-harvesting Internet-of-Things applications. It also plays an important role in power-gating to cut off leakage power for higher energy efficiency. However, existing on-chip state backup solutions for D flip-flop (DFF) have a bottleneck of significant energy and/or latency penalties which limit the overall energy efficiency and computing progress. Meanwhile, these solutions rely on external control that limits compatibility and increases system complexity. This paper proposes an approach to fundamentally advancing the nonvolatile computing paradigm by intrinsically nonvolatile area-efficient latches and flip-flops designs using negative capacitance FET. These designs consume fJ-level energy and ns-level intrinsic latency for a backup plus restore operation, e.g., 2.4 fJ in energy and 1.1 ns in time for one proposed nonvolatile DFF with a supply power of 0.80 V.",
author = "Xueqing Li and Sumitha George and Kaisheng Ma and Tsai, {Wei Yu} and Ahmedullah Aziz and Sampson, {John Morgan} and Gupta, {Sumeet Kumar} and Chang, {Meng Fan} and Yongpan Liu and Suman Datta and Vijaykrishnan Narayanan",
year = "2017",
month = "11",
day = "1",
doi = "10.1109/TCSI.2017.2702741",
language = "English (US)",
volume = "64",
pages = "2907--2919",
journal = "IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications",
issn = "1549-8328",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "11",

}

Advancing Nonvolatile Computing with Nonvolatile NCFET Latches and Flip-Flops. / Li, Xueqing; George, Sumitha; Ma, Kaisheng; Tsai, Wei Yu; Aziz, Ahmedullah; Sampson, John Morgan; Gupta, Sumeet Kumar; Chang, Meng Fan; Liu, Yongpan; Datta, Suman; Narayanan, Vijaykrishnan.

In: IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 64, No. 11, 7938368, 01.11.2017, p. 2907-2919.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Advancing Nonvolatile Computing with Nonvolatile NCFET Latches and Flip-Flops

AU - Li, Xueqing

AU - George, Sumitha

AU - Ma, Kaisheng

AU - Tsai, Wei Yu

AU - Aziz, Ahmedullah

AU - Sampson, John Morgan

AU - Gupta, Sumeet Kumar

AU - Chang, Meng Fan

AU - Liu, Yongpan

AU - Datta, Suman

AU - Narayanan, Vijaykrishnan

PY - 2017/11/1

Y1 - 2017/11/1

N2 - Nonvolatile computing has been proven to be effective in dealing with power supply outages for on-chip check-pointing in emerging energy-harvesting Internet-of-Things applications. It also plays an important role in power-gating to cut off leakage power for higher energy efficiency. However, existing on-chip state backup solutions for D flip-flop (DFF) have a bottleneck of significant energy and/or latency penalties which limit the overall energy efficiency and computing progress. Meanwhile, these solutions rely on external control that limits compatibility and increases system complexity. This paper proposes an approach to fundamentally advancing the nonvolatile computing paradigm by intrinsically nonvolatile area-efficient latches and flip-flops designs using negative capacitance FET. These designs consume fJ-level energy and ns-level intrinsic latency for a backup plus restore operation, e.g., 2.4 fJ in energy and 1.1 ns in time for one proposed nonvolatile DFF with a supply power of 0.80 V.

AB - Nonvolatile computing has been proven to be effective in dealing with power supply outages for on-chip check-pointing in emerging energy-harvesting Internet-of-Things applications. It also plays an important role in power-gating to cut off leakage power for higher energy efficiency. However, existing on-chip state backup solutions for D flip-flop (DFF) have a bottleneck of significant energy and/or latency penalties which limit the overall energy efficiency and computing progress. Meanwhile, these solutions rely on external control that limits compatibility and increases system complexity. This paper proposes an approach to fundamentally advancing the nonvolatile computing paradigm by intrinsically nonvolatile area-efficient latches and flip-flops designs using negative capacitance FET. These designs consume fJ-level energy and ns-level intrinsic latency for a backup plus restore operation, e.g., 2.4 fJ in energy and 1.1 ns in time for one proposed nonvolatile DFF with a supply power of 0.80 V.

UR - http://www.scopus.com/inward/record.url?scp=85034014911&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85034014911&partnerID=8YFLogxK

U2 - 10.1109/TCSI.2017.2702741

DO - 10.1109/TCSI.2017.2702741

M3 - Article

AN - SCOPUS:85034014911

VL - 64

SP - 2907

EP - 2919

JO - IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

JF - IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

SN - 1549-8328

IS - 11

M1 - 7938368

ER -