Alternative method for electrostatic discharge stress testing of individual system components

K. Muhonen, E. Grund, N. Peachey, Thomas Lee Hemminger

Research output: Contribution to journalArticle

Abstract

Electrostatic discharge (ESD) testing of integrated circuits (ICs) is necessary to ensure that the products can withstand several types of ESD threats, including those encountered in the factory and in the field. This study discusses the testing of components with electrostatic stress waveforms that were originally designed for predicting system failures in the field. IC manufacturers are struggling to obtain reliable data when applying system tests to their components due to interface and repeatability problems found with this form of evaluation. To alleviate these problems and some of the confusion, a new test methodology has been designed and implemented. It is used for testing individual components that have pins that are to be connected to the external ports on a completed design. This study reports on a new method that solves these IC testing problems and compares it to the current approach most often employed.

Original languageEnglish (US)
Article numberISMTCT000004000004000220000001
Pages (from-to)220-228
Number of pages9
JournalIET Science, Measurement and Technology
Volume4
Issue number4
DOIs
StatePublished - Jul 1 2010

Fingerprint

Electrostatic discharge
electrostatics
Integrated circuits
Testing
Integrated circuit testing
integrated circuits
Industrial plants
Electrostatics
system failures
confusion
industrial plants
waveforms
methodology
evaluation
products

All Science Journal Classification (ASJC) codes

  • Atomic and Molecular Physics, and Optics
  • Electrical and Electronic Engineering

Cite this

@article{2faa10ff2add49cb870eb300e654ab6f,
title = "Alternative method for electrostatic discharge stress testing of individual system components",
abstract = "Electrostatic discharge (ESD) testing of integrated circuits (ICs) is necessary to ensure that the products can withstand several types of ESD threats, including those encountered in the factory and in the field. This study discusses the testing of components with electrostatic stress waveforms that were originally designed for predicting system failures in the field. IC manufacturers are struggling to obtain reliable data when applying system tests to their components due to interface and repeatability problems found with this form of evaluation. To alleviate these problems and some of the confusion, a new test methodology has been designed and implemented. It is used for testing individual components that have pins that are to be connected to the external ports on a completed design. This study reports on a new method that solves these IC testing problems and compares it to the current approach most often employed.",
author = "K. Muhonen and E. Grund and N. Peachey and Hemminger, {Thomas Lee}",
year = "2010",
month = "7",
day = "1",
doi = "10.1049/iet-smt.2009.0103",
language = "English (US)",
volume = "4",
pages = "220--228",
journal = "IET Science, Measurement and Technology",
issn = "1751-8822",
publisher = "Institution of Engineering and Technology",
number = "4",

}

Alternative method for electrostatic discharge stress testing of individual system components. / Muhonen, K.; Grund, E.; Peachey, N.; Hemminger, Thomas Lee.

In: IET Science, Measurement and Technology, Vol. 4, No. 4, ISMTCT000004000004000220000001, 01.07.2010, p. 220-228.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Alternative method for electrostatic discharge stress testing of individual system components

AU - Muhonen, K.

AU - Grund, E.

AU - Peachey, N.

AU - Hemminger, Thomas Lee

PY - 2010/7/1

Y1 - 2010/7/1

N2 - Electrostatic discharge (ESD) testing of integrated circuits (ICs) is necessary to ensure that the products can withstand several types of ESD threats, including those encountered in the factory and in the field. This study discusses the testing of components with electrostatic stress waveforms that were originally designed for predicting system failures in the field. IC manufacturers are struggling to obtain reliable data when applying system tests to their components due to interface and repeatability problems found with this form of evaluation. To alleviate these problems and some of the confusion, a new test methodology has been designed and implemented. It is used for testing individual components that have pins that are to be connected to the external ports on a completed design. This study reports on a new method that solves these IC testing problems and compares it to the current approach most often employed.

AB - Electrostatic discharge (ESD) testing of integrated circuits (ICs) is necessary to ensure that the products can withstand several types of ESD threats, including those encountered in the factory and in the field. This study discusses the testing of components with electrostatic stress waveforms that were originally designed for predicting system failures in the field. IC manufacturers are struggling to obtain reliable data when applying system tests to their components due to interface and repeatability problems found with this form of evaluation. To alleviate these problems and some of the confusion, a new test methodology has been designed and implemented. It is used for testing individual components that have pins that are to be connected to the external ports on a completed design. This study reports on a new method that solves these IC testing problems and compares it to the current approach most often employed.

UR - http://www.scopus.com/inward/record.url?scp=77954511731&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77954511731&partnerID=8YFLogxK

U2 - 10.1049/iet-smt.2009.0103

DO - 10.1049/iet-smt.2009.0103

M3 - Article

AN - SCOPUS:77954511731

VL - 4

SP - 220

EP - 228

JO - IET Science, Measurement and Technology

JF - IET Science, Measurement and Technology

SN - 1751-8822

IS - 4

M1 - ISMTCT000004000004000220000001

ER -