An 8GHz, 0.45dB NF CMOS LNA employing noise squeezing

Wooram Lee, Ehsan Afshari

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Scopus citations

Abstract

A LNA using noise squeezing is designed in a 65 nm CMOS. The noise squeezing occurs through phase sensitive gain implemented by parametric process. This process is carried out inside a nonlinear resonator where energy transfers from a pump to the signal. When the pump frequency is twice that of the signal, the amplifier suppresses one of two quadrature components of the input noise. This concept is exploited to realize an 8 GHz LNA with 0.45 dB NF for non-suppressed quadrature.

Original languageEnglish (US)
Title of host publication2011 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2011 - Digest of Papers
DOIs
StatePublished - 2011
Event2011 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2011 - Baltimore, MD, United States
Duration: Jun 5 2011Jun 7 2011

Publication series

NameDigest of Papers - IEEE Radio Frequency Integrated Circuits Symposium
ISSN (Print)1529-2517

Other

Other2011 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2011
CountryUnited States
CityBaltimore, MD
Period6/5/116/7/11

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Fingerprint Dive into the research topics of 'An 8GHz, 0.45dB NF CMOS LNA employing noise squeezing'. Together they form a unique fingerprint.

Cite this