An analytical power estimation model for crossbar interconnects

E. Geethanjali, Vijaykrishnan Narayanan, Mary Jane Irwin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

Low power optimizations have become an integral part of designing computing system. One important part of low power design is accurate and efficient power estimation during the design phase in order to meet the power specifications without a costly redesign process. Power estimation refers to the process of determining with a high level of confidence, the power consumed by a circuit/component. A lot of work has been done to come up with power estimation tools for different components of computing systems. In this work, we look at modeling one such component, The crossbar interconnect.

Original languageEnglish (US)
Title of host publicationProceedings - 15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002
EditorsJohn Chickanosky, Ram K. Krishnamurthy, P.R. Mukund
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages119-123
Number of pages5
ISBN (Electronic)0780374940
DOIs
StatePublished - Jan 1 2002
Event15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002 - Rochester, United States
Duration: Sep 25 2002Sep 28 2002

Publication series

NameProceedings of the Annual IEEE International ASIC Conference and Exhibit
Volume2002-January
ISSN (Print)1063-0988

Other

Other15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002
CountryUnited States
CityRochester
Period9/25/029/28/02

Fingerprint

Specifications
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Geethanjali, E., Narayanan, V., & Irwin, M. J. (2002). An analytical power estimation model for crossbar interconnects. In J. Chickanosky, R. K. Krishnamurthy, & P. R. Mukund (Eds.), Proceedings - 15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002 (pp. 119-123). [1158042] (Proceedings of the Annual IEEE International ASIC Conference and Exhibit; Vol. 2002-January). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ASIC.2002.1158042
Geethanjali, E. ; Narayanan, Vijaykrishnan ; Irwin, Mary Jane. / An analytical power estimation model for crossbar interconnects. Proceedings - 15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002. editor / John Chickanosky ; Ram K. Krishnamurthy ; P.R. Mukund. Institute of Electrical and Electronics Engineers Inc., 2002. pp. 119-123 (Proceedings of the Annual IEEE International ASIC Conference and Exhibit).
@inproceedings{95c5e6e439434f8ea76f51d75fca1c59,
title = "An analytical power estimation model for crossbar interconnects",
abstract = "Low power optimizations have become an integral part of designing computing system. One important part of low power design is accurate and efficient power estimation during the design phase in order to meet the power specifications without a costly redesign process. Power estimation refers to the process of determining with a high level of confidence, the power consumed by a circuit/component. A lot of work has been done to come up with power estimation tools for different components of computing systems. In this work, we look at modeling one such component, The crossbar interconnect.",
author = "E. Geethanjali and Vijaykrishnan Narayanan and Irwin, {Mary Jane}",
year = "2002",
month = "1",
day = "1",
doi = "10.1109/ASIC.2002.1158042",
language = "English (US)",
series = "Proceedings of the Annual IEEE International ASIC Conference and Exhibit",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "119--123",
editor = "John Chickanosky and Krishnamurthy, {Ram K.} and P.R. Mukund",
booktitle = "Proceedings - 15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002",
address = "United States",

}

Geethanjali, E, Narayanan, V & Irwin, MJ 2002, An analytical power estimation model for crossbar interconnects. in J Chickanosky, RK Krishnamurthy & PR Mukund (eds), Proceedings - 15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002., 1158042, Proceedings of the Annual IEEE International ASIC Conference and Exhibit, vol. 2002-January, Institute of Electrical and Electronics Engineers Inc., pp. 119-123, 15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002, Rochester, United States, 9/25/02. https://doi.org/10.1109/ASIC.2002.1158042

An analytical power estimation model for crossbar interconnects. / Geethanjali, E.; Narayanan, Vijaykrishnan; Irwin, Mary Jane.

Proceedings - 15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002. ed. / John Chickanosky; Ram K. Krishnamurthy; P.R. Mukund. Institute of Electrical and Electronics Engineers Inc., 2002. p. 119-123 1158042 (Proceedings of the Annual IEEE International ASIC Conference and Exhibit; Vol. 2002-January).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - An analytical power estimation model for crossbar interconnects

AU - Geethanjali, E.

AU - Narayanan, Vijaykrishnan

AU - Irwin, Mary Jane

PY - 2002/1/1

Y1 - 2002/1/1

N2 - Low power optimizations have become an integral part of designing computing system. One important part of low power design is accurate and efficient power estimation during the design phase in order to meet the power specifications without a costly redesign process. Power estimation refers to the process of determining with a high level of confidence, the power consumed by a circuit/component. A lot of work has been done to come up with power estimation tools for different components of computing systems. In this work, we look at modeling one such component, The crossbar interconnect.

AB - Low power optimizations have become an integral part of designing computing system. One important part of low power design is accurate and efficient power estimation during the design phase in order to meet the power specifications without a costly redesign process. Power estimation refers to the process of determining with a high level of confidence, the power consumed by a circuit/component. A lot of work has been done to come up with power estimation tools for different components of computing systems. In this work, we look at modeling one such component, The crossbar interconnect.

UR - http://www.scopus.com/inward/record.url?scp=18744391289&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=18744391289&partnerID=8YFLogxK

U2 - 10.1109/ASIC.2002.1158042

DO - 10.1109/ASIC.2002.1158042

M3 - Conference contribution

AN - SCOPUS:18744391289

T3 - Proceedings of the Annual IEEE International ASIC Conference and Exhibit

SP - 119

EP - 123

BT - Proceedings - 15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002

A2 - Chickanosky, John

A2 - Krishnamurthy, Ram K.

A2 - Mukund, P.R.

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Geethanjali E, Narayanan V, Irwin MJ. An analytical power estimation model for crossbar interconnects. In Chickanosky J, Krishnamurthy RK, Mukund PR, editors, Proceedings - 15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002. Institute of Electrical and Electronics Engineers Inc. 2002. p. 119-123. 1158042. (Proceedings of the Annual IEEE International ASIC Conference and Exhibit). https://doi.org/10.1109/ASIC.2002.1158042