An energy saving strategy based on adaptive loop parallelization

I. Kadayif, Mahmut Kandemir, M. Karakoy

Research output: Contribution to journalArticle

18 Citations (Scopus)

Abstract

In this paper, we evaluate an adaptive loop parallelization strategy (i.e., a strategy that allows each loop nest to execute using different number of processors if doing so is beneficial) and measure the potential energy savings when unused processors during execution of a nested loop in a multi-processor on-a-chip (MPoC) are shut down (i.e., placed into a power-down or sleep state). Our results show that shutting down unused processors can lead to as much as 67% energy savings with up to 17% performance loss in a set of array-intensive applications. We also discuss and evaluate a processor pre-activation strategy based on compile-time analysis of nested loops. Based on our experiments, we conclude that an adaptive loop parallelization strategy combined with idle processor shut-down and pre-activation can be very effective in reducing energy consumption without increasing execution time.

Original languageEnglish (US)
Pages (from-to)195-200
Number of pages6
JournalProceedings - Design Automation Conference
DOIs
StatePublished - 2002

Fingerprint

Energy conservation
Chemical activation
Potential energy
Energy utilization
Experiments
Sleep

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Control and Systems Engineering

Cite this

@article{812b907cd44c49a6b9de7e3473119c7d,
title = "An energy saving strategy based on adaptive loop parallelization",
abstract = "In this paper, we evaluate an adaptive loop parallelization strategy (i.e., a strategy that allows each loop nest to execute using different number of processors if doing so is beneficial) and measure the potential energy savings when unused processors during execution of a nested loop in a multi-processor on-a-chip (MPoC) are shut down (i.e., placed into a power-down or sleep state). Our results show that shutting down unused processors can lead to as much as 67{\%} energy savings with up to 17{\%} performance loss in a set of array-intensive applications. We also discuss and evaluate a processor pre-activation strategy based on compile-time analysis of nested loops. Based on our experiments, we conclude that an adaptive loop parallelization strategy combined with idle processor shut-down and pre-activation can be very effective in reducing energy consumption without increasing execution time.",
author = "I. Kadayif and Mahmut Kandemir and M. Karakoy",
year = "2002",
doi = "10.1109/DAC.2002.1012619",
language = "English (US)",
pages = "195--200",
journal = "Proceedings - Design Automation Conference",
issn = "0738-100X",

}

An energy saving strategy based on adaptive loop parallelization. / Kadayif, I.; Kandemir, Mahmut; Karakoy, M.

In: Proceedings - Design Automation Conference, 2002, p. 195-200.

Research output: Contribution to journalArticle

TY - JOUR

T1 - An energy saving strategy based on adaptive loop parallelization

AU - Kadayif, I.

AU - Kandemir, Mahmut

AU - Karakoy, M.

PY - 2002

Y1 - 2002

N2 - In this paper, we evaluate an adaptive loop parallelization strategy (i.e., a strategy that allows each loop nest to execute using different number of processors if doing so is beneficial) and measure the potential energy savings when unused processors during execution of a nested loop in a multi-processor on-a-chip (MPoC) are shut down (i.e., placed into a power-down or sleep state). Our results show that shutting down unused processors can lead to as much as 67% energy savings with up to 17% performance loss in a set of array-intensive applications. We also discuss and evaluate a processor pre-activation strategy based on compile-time analysis of nested loops. Based on our experiments, we conclude that an adaptive loop parallelization strategy combined with idle processor shut-down and pre-activation can be very effective in reducing energy consumption without increasing execution time.

AB - In this paper, we evaluate an adaptive loop parallelization strategy (i.e., a strategy that allows each loop nest to execute using different number of processors if doing so is beneficial) and measure the potential energy savings when unused processors during execution of a nested loop in a multi-processor on-a-chip (MPoC) are shut down (i.e., placed into a power-down or sleep state). Our results show that shutting down unused processors can lead to as much as 67% energy savings with up to 17% performance loss in a set of array-intensive applications. We also discuss and evaluate a processor pre-activation strategy based on compile-time analysis of nested loops. Based on our experiments, we conclude that an adaptive loop parallelization strategy combined with idle processor shut-down and pre-activation can be very effective in reducing energy consumption without increasing execution time.

UR - http://www.scopus.com/inward/record.url?scp=0036056447&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036056447&partnerID=8YFLogxK

U2 - 10.1109/DAC.2002.1012619

DO - 10.1109/DAC.2002.1012619

M3 - Article

AN - SCOPUS:0036056447

SP - 195

EP - 200

JO - Proceedings - Design Automation Conference

JF - Proceedings - Design Automation Conference

SN - 0738-100X

ER -