An in-depth study of next generation interface for emerging non-volatile memories

Wonil Choi, Jie Zhang, Shuwen Gao, Jaesoo Lee, Myoungsoo Jung, Mahmut Kandemir

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Scopus citations

Abstract

Non-Volatile Memory Express (NVMe) is designed with the goal of unlocking the potential of low-latency, randomaccess, memory-based storage devices. Specifically, NVMe employs various rich communication and queuing mechanism that can ideally schedule four billion I/O instructions for a single storage device. To explore NVMe with assorted user scenarios, we model diverse interface-level design parameters such as PCI Express, NVMe protocol, and different rich queuing mechanisms by considering a wide spectrum of host-level system configurations. In this work, we also assemble a comprehensive memory stack with different types of emerging NVM technologies, which can give us detailed NVMe related statistics like I/O request lifespans and I/O thread-related parallelism. Our evaluation results reveal that, i) while NVMe handshaking is light-weight for flash memory that uses block-based accesses (Block NVM), it can impose tremendous overheads for memristor technology (DRAM-like NVM), ii) in contrast to the common expectation, the performance of an NVMe-equipped system may not improve in a scalable fashion as the queue depth and the number of queues increase, and iii) more- and deeperqueue systems atop a Block NVM can significantly suffer from tremendous host-side memory requirements, whereas a DRAMlike NVM can cause frequent system stalls due to NVMe's inefficient interrupt service routine.

Original languageEnglish (US)
Title of host publication2016 5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781509041367
DOIs
StatePublished - Aug 17 2016
Event5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016 - Daegu, Korea, Republic of
Duration: Aug 17 2016Aug 19 2016

Publication series

Name2016 5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016

Other

Other5th Non-Volatile Memory Systems and Applications Symposium, NVMSA 2016
CountryKorea, Republic of
CityDaegu
Period8/17/168/19/16

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture

Fingerprint Dive into the research topics of 'An in-depth study of next generation interface for emerging non-volatile memories'. Together they form a unique fingerprint.

Cite this