An integer linear programming based approach for parallelizing applications in on-chip multiprocessors

I. Kadayif, M. Kandemir, U. Sezer

Research output: Contribution to journalArticlepeer-review

41 Scopus citations

Abstract

With energy consumption becoming one of the first-class optimization parameters in computer system design, compilation techniques that consider performance and energy simultaneously are expected to play a central role. In particular, compiling a given application code under performance and energy constraints is becoming an important problem. In this paper, we focus on an on-chip multiprocessor architecture and present a parallelization strategy based on integer linear programming. Given an array-intensive application, our optimization strategy determines the number of processors to be used in executing each nest based on the objective function and additional compilation constraints provided by the user. Our initial experience with this strategy shows that it is very successful in optimizing array-intensive applications on on-chip multiprocessors under energy and performance constraints.

Original languageEnglish (US)
Pages (from-to)703-708
Number of pages6
JournalProceedings-Design Automation Conference
DOIs
StatePublished - Jan 1 2002

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Control and Systems Engineering

Fingerprint Dive into the research topics of 'An integer linear programming based approach for parallelizing applications in on-chip multiprocessors'. Together they form a unique fingerprint.

Cite this