Analysis and solutions to issue queue process variation

Niranjan Soundararajan, Aditya Yanamandra, Chrysostomos Nicopoulos, Vijaykrishnan Narayanan, Anand Sivasubramaniam, Mary Jane Irwin

Research output: Contribution to conferencePaper

3 Citations (Scopus)

Abstract

The last few years have witnessed an unprecedented explosion in transistor densities. Diminutive feature sizes have enabled microprocessor designers to break the billion-transistors per chip mark. However various new reliability challenges such as Process Variation (PV) have emerged that can no longer be ignored by chip designers. In this paper, we provide a comprehensive analysis of the effects of PV on the microprocessor's Issue Queue. Variations can slow down issue queue entries and result in as much as 20.5% performance degradation. To counter this, we look at different solutions that include Instruction Steering, Operand- and Port- switching mechanisms. Given that PV is non-deterministic at design-time, our mechanisms allow the fast and slow issue-queue entries to co-exist in turn enabling instruction dispatch, issue and forwarding to proceed with minimal stalls. Evaluation on a detailed simulation environment indicates that the proposed mechanisms can reduce performance degradation due to PV to a low 1.3%.

Original languageEnglish (US)
Pages11-21
Number of pages11
DOIs
StatePublished - Oct 13 2008
Event2008 International Conference on Dependable Systems and Networks, DSN-2008 - Anchorage, AK, United States
Duration: Jun 24 2008Jun 27 2008

Other

Other2008 International Conference on Dependable Systems and Networks, DSN-2008
CountryUnited States
CityAnchorage, AK
Period6/24/086/27/08

Fingerprint

Microprocessor chips
Transistors
Degradation
Explosions

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Computer Networks and Communications

Cite this

Soundararajan, N., Yanamandra, A., Nicopoulos, C., Narayanan, V., Sivasubramaniam, A., & Irwin, M. J. (2008). Analysis and solutions to issue queue process variation. 11-21. Paper presented at 2008 International Conference on Dependable Systems and Networks, DSN-2008, Anchorage, AK, United States. https://doi.org/10.1109/DSN.2008.4630066
Soundararajan, Niranjan ; Yanamandra, Aditya ; Nicopoulos, Chrysostomos ; Narayanan, Vijaykrishnan ; Sivasubramaniam, Anand ; Irwin, Mary Jane. / Analysis and solutions to issue queue process variation. Paper presented at 2008 International Conference on Dependable Systems and Networks, DSN-2008, Anchorage, AK, United States.11 p.
@conference{73469c94ff094de18ea7385fca0e59ef,
title = "Analysis and solutions to issue queue process variation",
abstract = "The last few years have witnessed an unprecedented explosion in transistor densities. Diminutive feature sizes have enabled microprocessor designers to break the billion-transistors per chip mark. However various new reliability challenges such as Process Variation (PV) have emerged that can no longer be ignored by chip designers. In this paper, we provide a comprehensive analysis of the effects of PV on the microprocessor's Issue Queue. Variations can slow down issue queue entries and result in as much as 20.5{\%} performance degradation. To counter this, we look at different solutions that include Instruction Steering, Operand- and Port- switching mechanisms. Given that PV is non-deterministic at design-time, our mechanisms allow the fast and slow issue-queue entries to co-exist in turn enabling instruction dispatch, issue and forwarding to proceed with minimal stalls. Evaluation on a detailed simulation environment indicates that the proposed mechanisms can reduce performance degradation due to PV to a low 1.3{\%}.",
author = "Niranjan Soundararajan and Aditya Yanamandra and Chrysostomos Nicopoulos and Vijaykrishnan Narayanan and Anand Sivasubramaniam and Irwin, {Mary Jane}",
year = "2008",
month = "10",
day = "13",
doi = "10.1109/DSN.2008.4630066",
language = "English (US)",
pages = "11--21",
note = "2008 International Conference on Dependable Systems and Networks, DSN-2008 ; Conference date: 24-06-2008 Through 27-06-2008",

}

Soundararajan, N, Yanamandra, A, Nicopoulos, C, Narayanan, V, Sivasubramaniam, A & Irwin, MJ 2008, 'Analysis and solutions to issue queue process variation' Paper presented at 2008 International Conference on Dependable Systems and Networks, DSN-2008, Anchorage, AK, United States, 6/24/08 - 6/27/08, pp. 11-21. https://doi.org/10.1109/DSN.2008.4630066

Analysis and solutions to issue queue process variation. / Soundararajan, Niranjan; Yanamandra, Aditya; Nicopoulos, Chrysostomos; Narayanan, Vijaykrishnan; Sivasubramaniam, Anand; Irwin, Mary Jane.

2008. 11-21 Paper presented at 2008 International Conference on Dependable Systems and Networks, DSN-2008, Anchorage, AK, United States.

Research output: Contribution to conferencePaper

TY - CONF

T1 - Analysis and solutions to issue queue process variation

AU - Soundararajan, Niranjan

AU - Yanamandra, Aditya

AU - Nicopoulos, Chrysostomos

AU - Narayanan, Vijaykrishnan

AU - Sivasubramaniam, Anand

AU - Irwin, Mary Jane

PY - 2008/10/13

Y1 - 2008/10/13

N2 - The last few years have witnessed an unprecedented explosion in transistor densities. Diminutive feature sizes have enabled microprocessor designers to break the billion-transistors per chip mark. However various new reliability challenges such as Process Variation (PV) have emerged that can no longer be ignored by chip designers. In this paper, we provide a comprehensive analysis of the effects of PV on the microprocessor's Issue Queue. Variations can slow down issue queue entries and result in as much as 20.5% performance degradation. To counter this, we look at different solutions that include Instruction Steering, Operand- and Port- switching mechanisms. Given that PV is non-deterministic at design-time, our mechanisms allow the fast and slow issue-queue entries to co-exist in turn enabling instruction dispatch, issue and forwarding to proceed with minimal stalls. Evaluation on a detailed simulation environment indicates that the proposed mechanisms can reduce performance degradation due to PV to a low 1.3%.

AB - The last few years have witnessed an unprecedented explosion in transistor densities. Diminutive feature sizes have enabled microprocessor designers to break the billion-transistors per chip mark. However various new reliability challenges such as Process Variation (PV) have emerged that can no longer be ignored by chip designers. In this paper, we provide a comprehensive analysis of the effects of PV on the microprocessor's Issue Queue. Variations can slow down issue queue entries and result in as much as 20.5% performance degradation. To counter this, we look at different solutions that include Instruction Steering, Operand- and Port- switching mechanisms. Given that PV is non-deterministic at design-time, our mechanisms allow the fast and slow issue-queue entries to co-exist in turn enabling instruction dispatch, issue and forwarding to proceed with minimal stalls. Evaluation on a detailed simulation environment indicates that the proposed mechanisms can reduce performance degradation due to PV to a low 1.3%.

UR - http://www.scopus.com/inward/record.url?scp=53349100054&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=53349100054&partnerID=8YFLogxK

U2 - 10.1109/DSN.2008.4630066

DO - 10.1109/DSN.2008.4630066

M3 - Paper

AN - SCOPUS:53349100054

SP - 11

EP - 21

ER -

Soundararajan N, Yanamandra A, Nicopoulos C, Narayanan V, Sivasubramaniam A, Irwin MJ. Analysis and solutions to issue queue process variation. 2008. Paper presented at 2008 International Conference on Dependable Systems and Networks, DSN-2008, Anchorage, AK, United States. https://doi.org/10.1109/DSN.2008.4630066