Architecting microprocessor components in 3D design space

Balaji Vaidyanathan, Wei Lun Hung, Feng Wang, Yuan Xie, Vijaykrishnan Narayanan, Mary Jane Irwin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

36 Citations (Scopus)

Abstract

Interconnect is one of the major concerns in current and future microprocessor designs from both performance and power consumption perspective. The emergence of three-dimensional (3D) chip architectures, with its intrinsic capability to reduce the wire length, is one of the promising solutions to mitigate the interconnect related issues. In this paper we implement a few components of a microprocessor using custom design to show the potential performance and power benefits achievable through 3D integration under thermal constraints. We also introduce a standard cell based 3D design flow which leverages the commercial 2D design tools. Using this design flow we provide performance results of wide range of arithmetic units in 3D, thus introducing a fast method to analyze the performance benefits of 3D designs. In contrast to prior work, which mostly investigates single components of a processor, our work takes multiple components into consideration and the experimental results are promising in terms of delay and power reductions. Complex designs in 3D that have equivalent performance compared to a simple 2D designs is taken for IPC improvement analysis. An IPC improvement of 11% shown for a microprocessor implemented in 2-strata 3D technology.

Original languageEnglish (US)
Title of host publicationProceedings - 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems
Pages103-108
Number of pages6
DOIs
StatePublished - Dec 1 2007
Event20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems, VLSID'07 - Bangalore, India
Duration: Jan 6 2007Jan 10 2007

Publication series

NameProceedings of the IEEE International Conference on VLSI Design
ISSN (Print)1063-9667

Other

Other20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems, VLSID'07
CountryIndia
CityBangalore
Period1/6/071/10/07

Fingerprint

Microprocessor chips
Electric power utilization
Wire

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Vaidyanathan, B., Hung, W. L., Wang, F., Xie, Y., Narayanan, V., & Irwin, M. J. (2007). Architecting microprocessor components in 3D design space. In Proceedings - 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (pp. 103-108). [4092030] (Proceedings of the IEEE International Conference on VLSI Design). https://doi.org/10.1109/VLSID.2007.41
Vaidyanathan, Balaji ; Hung, Wei Lun ; Wang, Feng ; Xie, Yuan ; Narayanan, Vijaykrishnan ; Irwin, Mary Jane. / Architecting microprocessor components in 3D design space. Proceedings - 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems. 2007. pp. 103-108 (Proceedings of the IEEE International Conference on VLSI Design).
@inproceedings{d02d856c1fed423bbfcc318a40e0a037,
title = "Architecting microprocessor components in 3D design space",
abstract = "Interconnect is one of the major concerns in current and future microprocessor designs from both performance and power consumption perspective. The emergence of three-dimensional (3D) chip architectures, with its intrinsic capability to reduce the wire length, is one of the promising solutions to mitigate the interconnect related issues. In this paper we implement a few components of a microprocessor using custom design to show the potential performance and power benefits achievable through 3D integration under thermal constraints. We also introduce a standard cell based 3D design flow which leverages the commercial 2D design tools. Using this design flow we provide performance results of wide range of arithmetic units in 3D, thus introducing a fast method to analyze the performance benefits of 3D designs. In contrast to prior work, which mostly investigates single components of a processor, our work takes multiple components into consideration and the experimental results are promising in terms of delay and power reductions. Complex designs in 3D that have equivalent performance compared to a simple 2D designs is taken for IPC improvement analysis. An IPC improvement of 11{\%} shown for a microprocessor implemented in 2-strata 3D technology.",
author = "Balaji Vaidyanathan and Hung, {Wei Lun} and Feng Wang and Yuan Xie and Vijaykrishnan Narayanan and Irwin, {Mary Jane}",
year = "2007",
month = "12",
day = "1",
doi = "10.1109/VLSID.2007.41",
language = "English (US)",
isbn = "0769527620",
series = "Proceedings of the IEEE International Conference on VLSI Design",
pages = "103--108",
booktitle = "Proceedings - 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems",

}

Vaidyanathan, B, Hung, WL, Wang, F, Xie, Y, Narayanan, V & Irwin, MJ 2007, Architecting microprocessor components in 3D design space. in Proceedings - 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems., 4092030, Proceedings of the IEEE International Conference on VLSI Design, pp. 103-108, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems, VLSID'07, Bangalore, India, 1/6/07. https://doi.org/10.1109/VLSID.2007.41

Architecting microprocessor components in 3D design space. / Vaidyanathan, Balaji; Hung, Wei Lun; Wang, Feng; Xie, Yuan; Narayanan, Vijaykrishnan; Irwin, Mary Jane.

Proceedings - 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems. 2007. p. 103-108 4092030 (Proceedings of the IEEE International Conference on VLSI Design).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Architecting microprocessor components in 3D design space

AU - Vaidyanathan, Balaji

AU - Hung, Wei Lun

AU - Wang, Feng

AU - Xie, Yuan

AU - Narayanan, Vijaykrishnan

AU - Irwin, Mary Jane

PY - 2007/12/1

Y1 - 2007/12/1

N2 - Interconnect is one of the major concerns in current and future microprocessor designs from both performance and power consumption perspective. The emergence of three-dimensional (3D) chip architectures, with its intrinsic capability to reduce the wire length, is one of the promising solutions to mitigate the interconnect related issues. In this paper we implement a few components of a microprocessor using custom design to show the potential performance and power benefits achievable through 3D integration under thermal constraints. We also introduce a standard cell based 3D design flow which leverages the commercial 2D design tools. Using this design flow we provide performance results of wide range of arithmetic units in 3D, thus introducing a fast method to analyze the performance benefits of 3D designs. In contrast to prior work, which mostly investigates single components of a processor, our work takes multiple components into consideration and the experimental results are promising in terms of delay and power reductions. Complex designs in 3D that have equivalent performance compared to a simple 2D designs is taken for IPC improvement analysis. An IPC improvement of 11% shown for a microprocessor implemented in 2-strata 3D technology.

AB - Interconnect is one of the major concerns in current and future microprocessor designs from both performance and power consumption perspective. The emergence of three-dimensional (3D) chip architectures, with its intrinsic capability to reduce the wire length, is one of the promising solutions to mitigate the interconnect related issues. In this paper we implement a few components of a microprocessor using custom design to show the potential performance and power benefits achievable through 3D integration under thermal constraints. We also introduce a standard cell based 3D design flow which leverages the commercial 2D design tools. Using this design flow we provide performance results of wide range of arithmetic units in 3D, thus introducing a fast method to analyze the performance benefits of 3D designs. In contrast to prior work, which mostly investigates single components of a processor, our work takes multiple components into consideration and the experimental results are promising in terms of delay and power reductions. Complex designs in 3D that have equivalent performance compared to a simple 2D designs is taken for IPC improvement analysis. An IPC improvement of 11% shown for a microprocessor implemented in 2-strata 3D technology.

UR - http://www.scopus.com/inward/record.url?scp=41549108607&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=41549108607&partnerID=8YFLogxK

U2 - 10.1109/VLSID.2007.41

DO - 10.1109/VLSID.2007.41

M3 - Conference contribution

SN - 0769527620

SN - 9780769527628

T3 - Proceedings of the IEEE International Conference on VLSI Design

SP - 103

EP - 108

BT - Proceedings - 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems

ER -

Vaidyanathan B, Hung WL, Wang F, Xie Y, Narayanan V, Irwin MJ. Architecting microprocessor components in 3D design space. In Proceedings - 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems. 2007. p. 103-108. 4092030. (Proceedings of the IEEE International Conference on VLSI Design). https://doi.org/10.1109/VLSID.2007.41