Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs

Asit K. Mishra, Xiangyu Dong, Guangyu Sun, Yuan Xie, N. Vijaykrishnan, Chita R. Das

Research output: Chapter in Book/Report/Conference proceedingConference contribution

76 Scopus citations

Fingerprint

Dive into the research topics of 'Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs'. Together they form a unique fingerprint.

Engineering & Materials Science