Architectural design for parallel fractal compression

K. P. Acken, H. N. Kim, M. J. Irwin, R. M. Owens

Research output: Contribution to conferencePaper

4 Citations (Scopus)

Abstract

Fractal image compression has many features that makes it a powerful compression scheme, but it has been mainly restricted to archival storage due to its time consuming encoding algorithm. In this paper, we take a known quad-tree fractal encoding algorithm and design an ASIC parallel image processing array that can encode reasonably sized gray-scale images in real-time. In designing this architecture, we include novel optimizations that result in speed improvements at the algorithmic, architectural, and circuit levels.

Original languageEnglish (US)
Pages3-11
Number of pages9
StatePublished - Jan 1 1996
EventProceedings of the 1996 International Conference on Application-Specific Systems, Architectures and Processors - Chicago, IL, USA
Duration: Aug 19 1996Aug 21 1996

Other

OtherProceedings of the 1996 International Conference on Application-Specific Systems, Architectures and Processors
CityChicago, IL, USA
Period8/19/968/21/96

Fingerprint

Architectural design
Fractals
Trees (mathematics)
Application specific integrated circuits
Image compression
Image processing
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Computer Networks and Communications

Cite this

Acken, K. P., Kim, H. N., Irwin, M. J., & Owens, R. M. (1996). Architectural design for parallel fractal compression. 3-11. Paper presented at Proceedings of the 1996 International Conference on Application-Specific Systems, Architectures and Processors, Chicago, IL, USA, .
Acken, K. P. ; Kim, H. N. ; Irwin, M. J. ; Owens, R. M. / Architectural design for parallel fractal compression. Paper presented at Proceedings of the 1996 International Conference on Application-Specific Systems, Architectures and Processors, Chicago, IL, USA, .9 p.
@conference{8eb8aa2bf569494cb3ed21c28e48785f,
title = "Architectural design for parallel fractal compression",
abstract = "Fractal image compression has many features that makes it a powerful compression scheme, but it has been mainly restricted to archival storage due to its time consuming encoding algorithm. In this paper, we take a known quad-tree fractal encoding algorithm and design an ASIC parallel image processing array that can encode reasonably sized gray-scale images in real-time. In designing this architecture, we include novel optimizations that result in speed improvements at the algorithmic, architectural, and circuit levels.",
author = "Acken, {K. P.} and Kim, {H. N.} and Irwin, {M. J.} and Owens, {R. M.}",
year = "1996",
month = "1",
day = "1",
language = "English (US)",
pages = "3--11",
note = "Proceedings of the 1996 International Conference on Application-Specific Systems, Architectures and Processors ; Conference date: 19-08-1996 Through 21-08-1996",

}

Acken, KP, Kim, HN, Irwin, MJ & Owens, RM 1996, 'Architectural design for parallel fractal compression', Paper presented at Proceedings of the 1996 International Conference on Application-Specific Systems, Architectures and Processors, Chicago, IL, USA, 8/19/96 - 8/21/96 pp. 3-11.

Architectural design for parallel fractal compression. / Acken, K. P.; Kim, H. N.; Irwin, M. J.; Owens, R. M.

1996. 3-11 Paper presented at Proceedings of the 1996 International Conference on Application-Specific Systems, Architectures and Processors, Chicago, IL, USA, .

Research output: Contribution to conferencePaper

TY - CONF

T1 - Architectural design for parallel fractal compression

AU - Acken, K. P.

AU - Kim, H. N.

AU - Irwin, M. J.

AU - Owens, R. M.

PY - 1996/1/1

Y1 - 1996/1/1

N2 - Fractal image compression has many features that makes it a powerful compression scheme, but it has been mainly restricted to archival storage due to its time consuming encoding algorithm. In this paper, we take a known quad-tree fractal encoding algorithm and design an ASIC parallel image processing array that can encode reasonably sized gray-scale images in real-time. In designing this architecture, we include novel optimizations that result in speed improvements at the algorithmic, architectural, and circuit levels.

AB - Fractal image compression has many features that makes it a powerful compression scheme, but it has been mainly restricted to archival storage due to its time consuming encoding algorithm. In this paper, we take a known quad-tree fractal encoding algorithm and design an ASIC parallel image processing array that can encode reasonably sized gray-scale images in real-time. In designing this architecture, we include novel optimizations that result in speed improvements at the algorithmic, architectural, and circuit levels.

UR - http://www.scopus.com/inward/record.url?scp=0029770291&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029770291&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0029770291

SP - 3

EP - 11

ER -

Acken KP, Kim HN, Irwin MJ, Owens RM. Architectural design for parallel fractal compression. 1996. Paper presented at Proceedings of the 1996 International Conference on Application-Specific Systems, Architectures and Processors, Chicago, IL, USA, .