Area Time Trade-Offs in Micro-Grain VLSI Array Architectures

Raminder Singh Bajwa, Robert Michael Owens, Mary Jane Irwin

Research output: Contribution to journalArticlepeer-review

5 Scopus citations


In this paper. we study the relative performance of three different massively parallel fine-grain, VLSI, control-flow architectures. The processor architectures being considered are: an associative memory architecture, a Mux-based SIMD architecture and a modification of the Mux-based architecture using RAM's making it suitable for systolic MIMD/MISD computation. All three architectures are organized as two-dimensional, near-neighbor mesh connected, array of processors. All three are very similar in their construction, and in then control and data-flow requirements. The custom hardware for all three architectures was built using the same technology. We compare and contrast the performance of these three VLSI architectures for a select set of applications. To evaluate the computational power of the three architectures we use the area time product, AT, as the metric. The three designs are known to perform well in their niche applications and we find that for non-niche applications all three designs are comparable in power to within a small constant factor. The performance of the Mux-based SIMD architecture is better in general than the other two in terms of speed though the associative architecture is found to out-perform the SIMD architecture for certain numeric applications like the FFT and matrix multiplication in the AT sense.

Original languageEnglish (US)
Pages (from-to)1121-1128
Number of pages8
JournalIEEE Transactions on Computers
Issue number10
StatePublished - Oct 1994

All Science Journal Classification (ASJC) codes

  • Software
  • Theoretical Computer Science
  • Hardware and Architecture
  • Computational Theory and Mathematics


Dive into the research topics of 'Area Time Trade-Offs in Micro-Grain VLSI Array Architectures'. Together they form a unique fingerprint.

Cite this