Assessing carbon nanotube bundle interconnect for future FPGA architectures

Soumya Eachempati, Arthur Nieuwoudt, Aman Gayasen, N. Vijaykrishnan, Yehia Massoud

Research output: Chapter in Book/Report/Conference proceedingConference contribution

33 Scopus citations

Abstract

Field Programmable Gate Arrays (FPGAs) are important hardware platforms in various applications due to increasing design complexity and mask costs. However, as CMOS process technology continues to scale, standard copper interconnect will become a major bottleneck for FPGA performance. In this paper, we propose utilizing bundles of single-walled carbon nanotubes (SWCNT) as wires in the FPGA interconnect fabric and compare their performance to standard copper interconnect in future process technologies. To leverage the performance advantages of nanotube-based interconnect, we explore several important aspects of the FPGA routing architecture including the segmentation distribution and the internal population of the wires. The results demonstrate that FPGAs utilizing SWCNT bundle interconnect can achieve a 19% improvement in average area delay product over the best performing architecture for standard copper interconnect in 22 nm process technology.

Original languageEnglish (US)
Title of host publicationProceedings - 2007 Design, Automation and Test in Europe Conference and Exhibition, DATE 2007
Pages307-312
Number of pages6
DOIs
StatePublished - Sep 4 2007
Event2007 Design, Automation and Test in Europe Conference and Exhibition - Nice Acropolis, France
Duration: Apr 16 2007Apr 20 2007

Publication series

NameProceedings -Design, Automation and Test in Europe, DATE
ISSN (Print)1530-1591

Other

Other2007 Design, Automation and Test in Europe Conference and Exhibition
CountryFrance
CityNice Acropolis
Period4/16/074/20/07

    Fingerprint

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Eachempati, S., Nieuwoudt, A., Gayasen, A., Vijaykrishnan, N., & Massoud, Y. (2007). Assessing carbon nanotube bundle interconnect for future FPGA architectures. In Proceedings - 2007 Design, Automation and Test in Europe Conference and Exhibition, DATE 2007 (pp. 307-312). [4211814] (Proceedings -Design, Automation and Test in Europe, DATE). https://doi.org/10.1109/DATE.2007.364609