Asymmetric drain spacer extension (ADSE) FinFETs for low-power and robust SRAMs

Ashish Goel, Sumeet Kumar Gupta, Kaushik Roy

Research output: Contribution to journalArticlepeer-review

91 Scopus citations


In this paper, we analyze and optimize FinFETs with asymmetric drain spacer extension (ADSE) that introduces a gate underlap only on the drain side. We present a physics-based discussion of currentvoltage relationships, short channel effects, and leakage and show the application of ADSE FinFETs in 6T static random access memory (SRAM) bit cell. By exploiting asymmetry in current, we show that it is possible to achieve improvement in both read and write stability for the 6T SRAM bit cell, along with reduction in cell leakage at the cost of negligible increase in access time and area. We also propose a general circuit-aware device optimization methodology for SRAM design. We use this methodology to optimize the underlap in ADSE FinFETs. Compared to conventional FinFETs, we achieve 57% reduction in leakage, 11% improvement in read static-noise margin, and 6% improvement in write margin, with 7% increase in access time and cell area.

Original languageEnglish (US)
Article number5643924
Pages (from-to)296-308
Number of pages13
JournalIEEE Transactions on Electron Devices
Issue number2
StatePublished - Feb 2011

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering


Dive into the research topics of 'Asymmetric drain spacer extension (ADSE) FinFETs for low-power and robust SRAMs'. Together they form a unique fingerprint.

Cite this