Asymmetrically doped FinFETs for low-power robust SRAMs

Farshad Moradi, Sumeet Kumar Gupta, Georgios Panagopoulos, Dag T. Wisland, Hamid Mahmoodi, Kaushik Roy

Research output: Contribution to journalArticle

50 Citations (Scopus)

Abstract

We propose FinFETs with unequal source and drain doping concentrations [asymmetrically doped (AD) FinFETs] for low-power robust SRAMs. The effect of asymmetric source/drain doping on the device characteristics is extensively analyzed, and the key differences between conventional and AD FinFETs are clearly shown. We show that asymmetry in the device structure leads to unequal currents for positive and negative drain biases, which is exploited to achieve mitigation of read-write conflict in 6T SRAMs. The proposed device exhibits superior short-channel characteristics compared to a conventional FinFET due to reduced electric fields from the terminal that has a lower doping. This results in significantly lower cell leakage in AD-FinFET-based 6T SRAM. Compared to the conventional FinFET-based 6T SRAM, AD-FinFET SRAM shows 5.2%-8.3% improvement in read static noise margin (SNM), 4.1%-10.2% higher write margin, 4.1%-8.8% lower write time, 1.3%-3.5% higher hold SNM, and 2.1-2.5× lower cell leakage at the cost of 20%-23% higher access time. There is no area penalty associated with the proposed technique.

Original languageEnglish (US)
Article number6054023
Pages (from-to)4241-4249
Number of pages9
JournalIEEE Transactions on Electron Devices
Volume58
Issue number12
DOIs
StatePublished - Dec 1 2011

Fingerprint

Static random access storage
Doping (additives)
FinFET
Electric fields

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Moradi, F., Gupta, S. K., Panagopoulos, G., Wisland, D. T., Mahmoodi, H., & Roy, K. (2011). Asymmetrically doped FinFETs for low-power robust SRAMs. IEEE Transactions on Electron Devices, 58(12), 4241-4249. [6054023]. https://doi.org/10.1109/TED.2011.2169678
Moradi, Farshad ; Gupta, Sumeet Kumar ; Panagopoulos, Georgios ; Wisland, Dag T. ; Mahmoodi, Hamid ; Roy, Kaushik. / Asymmetrically doped FinFETs for low-power robust SRAMs. In: IEEE Transactions on Electron Devices. 2011 ; Vol. 58, No. 12. pp. 4241-4249.
@article{482bbfc0ef884fbda42837aef7db2a54,
title = "Asymmetrically doped FinFETs for low-power robust SRAMs",
abstract = "We propose FinFETs with unequal source and drain doping concentrations [asymmetrically doped (AD) FinFETs] for low-power robust SRAMs. The effect of asymmetric source/drain doping on the device characteristics is extensively analyzed, and the key differences between conventional and AD FinFETs are clearly shown. We show that asymmetry in the device structure leads to unequal currents for positive and negative drain biases, which is exploited to achieve mitigation of read-write conflict in 6T SRAMs. The proposed device exhibits superior short-channel characteristics compared to a conventional FinFET due to reduced electric fields from the terminal that has a lower doping. This results in significantly lower cell leakage in AD-FinFET-based 6T SRAM. Compared to the conventional FinFET-based 6T SRAM, AD-FinFET SRAM shows 5.2{\%}-8.3{\%} improvement in read static noise margin (SNM), 4.1{\%}-10.2{\%} higher write margin, 4.1{\%}-8.8{\%} lower write time, 1.3{\%}-3.5{\%} higher hold SNM, and 2.1-2.5× lower cell leakage at the cost of 20{\%}-23{\%} higher access time. There is no area penalty associated with the proposed technique.",
author = "Farshad Moradi and Gupta, {Sumeet Kumar} and Georgios Panagopoulos and Wisland, {Dag T.} and Hamid Mahmoodi and Kaushik Roy",
year = "2011",
month = "12",
day = "1",
doi = "10.1109/TED.2011.2169678",
language = "English (US)",
volume = "58",
pages = "4241--4249",
journal = "IEEE Transactions on Electron Devices",
issn = "0018-9383",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "12",

}

Moradi, F, Gupta, SK, Panagopoulos, G, Wisland, DT, Mahmoodi, H & Roy, K 2011, 'Asymmetrically doped FinFETs for low-power robust SRAMs', IEEE Transactions on Electron Devices, vol. 58, no. 12, 6054023, pp. 4241-4249. https://doi.org/10.1109/TED.2011.2169678

Asymmetrically doped FinFETs for low-power robust SRAMs. / Moradi, Farshad; Gupta, Sumeet Kumar; Panagopoulos, Georgios; Wisland, Dag T.; Mahmoodi, Hamid; Roy, Kaushik.

In: IEEE Transactions on Electron Devices, Vol. 58, No. 12, 6054023, 01.12.2011, p. 4241-4249.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Asymmetrically doped FinFETs for low-power robust SRAMs

AU - Moradi, Farshad

AU - Gupta, Sumeet Kumar

AU - Panagopoulos, Georgios

AU - Wisland, Dag T.

AU - Mahmoodi, Hamid

AU - Roy, Kaushik

PY - 2011/12/1

Y1 - 2011/12/1

N2 - We propose FinFETs with unequal source and drain doping concentrations [asymmetrically doped (AD) FinFETs] for low-power robust SRAMs. The effect of asymmetric source/drain doping on the device characteristics is extensively analyzed, and the key differences between conventional and AD FinFETs are clearly shown. We show that asymmetry in the device structure leads to unequal currents for positive and negative drain biases, which is exploited to achieve mitigation of read-write conflict in 6T SRAMs. The proposed device exhibits superior short-channel characteristics compared to a conventional FinFET due to reduced electric fields from the terminal that has a lower doping. This results in significantly lower cell leakage in AD-FinFET-based 6T SRAM. Compared to the conventional FinFET-based 6T SRAM, AD-FinFET SRAM shows 5.2%-8.3% improvement in read static noise margin (SNM), 4.1%-10.2% higher write margin, 4.1%-8.8% lower write time, 1.3%-3.5% higher hold SNM, and 2.1-2.5× lower cell leakage at the cost of 20%-23% higher access time. There is no area penalty associated with the proposed technique.

AB - We propose FinFETs with unequal source and drain doping concentrations [asymmetrically doped (AD) FinFETs] for low-power robust SRAMs. The effect of asymmetric source/drain doping on the device characteristics is extensively analyzed, and the key differences between conventional and AD FinFETs are clearly shown. We show that asymmetry in the device structure leads to unequal currents for positive and negative drain biases, which is exploited to achieve mitigation of read-write conflict in 6T SRAMs. The proposed device exhibits superior short-channel characteristics compared to a conventional FinFET due to reduced electric fields from the terminal that has a lower doping. This results in significantly lower cell leakage in AD-FinFET-based 6T SRAM. Compared to the conventional FinFET-based 6T SRAM, AD-FinFET SRAM shows 5.2%-8.3% improvement in read static noise margin (SNM), 4.1%-10.2% higher write margin, 4.1%-8.8% lower write time, 1.3%-3.5% higher hold SNM, and 2.1-2.5× lower cell leakage at the cost of 20%-23% higher access time. There is no area penalty associated with the proposed technique.

UR - http://www.scopus.com/inward/record.url?scp=82155175615&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=82155175615&partnerID=8YFLogxK

U2 - 10.1109/TED.2011.2169678

DO - 10.1109/TED.2011.2169678

M3 - Article

VL - 58

SP - 4241

EP - 4249

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

SN - 0018-9383

IS - 12

M1 - 6054023

ER -

Moradi F, Gupta SK, Panagopoulos G, Wisland DT, Mahmoodi H, Roy K. Asymmetrically doped FinFETs for low-power robust SRAMs. IEEE Transactions on Electron Devices. 2011 Dec 1;58(12):4241-4249. 6054023. https://doi.org/10.1109/TED.2011.2169678