ATM input-buffered switches with the guaranteed-rate property

A. Hung, G. Kesidis, N. McKeown

Research output: Chapter in Book/Report/Conference proceedingConference contribution

47 Scopus citations

Abstract

There is considerable interest in the provision of guaranteed-rate services for IP and ATM networks. Simultaneously, bandwidth demands make input-buffered architectures attractive, and in some cases, necessary. We consider the problem of how to support guaranteed-rate services in a single-stage, input-buffered switch suitable for a LAN switch, an ATM switch or an IP router. Such a switch must be feasible at high transmission speeds, offering both guaranteed-rate performance for CBR channels (e.g. for real-time connections) and best-effort services for traditional data traffic. We consider a switch scheduling mechanism that employs idling hierarchical round-robin (HRR) scheduling and fabric arbitration at the connection-level for guaranteed-rate service using the Slepian-Duguid algorithm. The switch uses cell level arbitration for best-effort service. This overall switch scheduling mechanism is a variation of DEC's AN2 design.

Original languageEnglish (US)
Title of host publicationProceedings - 3rd IEEE Symposium on Computers and Communications, ISCC 1998
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages331-335
Number of pages5
ISBN (Print)0818685387, 9780818685385
DOIs
StatePublished - Jan 1 1998
Event3rd IEEE Symposium on Computers and Communications, ISCC 1998 - Athens, Greece
Duration: Jun 30 1998Jul 2 1998

Publication series

NameProceedings - 3rd IEEE Symposium on Computers and Communications, ISCC 1998

Other

Other3rd IEEE Symposium on Computers and Communications, ISCC 1998
CountryGreece
CityAthens
Period6/30/987/2/98

All Science Journal Classification (ASJC) codes

  • Computer Networks and Communications
  • Safety, Risk, Reliability and Quality

Fingerprint Dive into the research topics of 'ATM input-buffered switches with the guaranteed-rate property'. Together they form a unique fingerprint.

  • Cite this

    Hung, A., Kesidis, G., & McKeown, N. (1998). ATM input-buffered switches with the guaranteed-rate property. In Proceedings - 3rd IEEE Symposium on Computers and Communications, ISCC 1998 (pp. 331-335). [702542] (Proceedings - 3rd IEEE Symposium on Computers and Communications, ISCC 1998). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCC.1998.702542