Banked scratch-pad memory management for reducing leakage energy consumption

M. Kandemir, M. J. Irwin, G. Chen, I. Kolcu

Research output: Contribution to journalConference article

20 Scopus citations

Abstract

Current trends indicate that leakage energy consumption will be an important concern in upcoming process technologies. In this paper, we propose a compiler-based leakage energy optimization strategy for on-chip scratch-pad memories (SPMs). The idea is to divide SPM into banks and use compiler-guided data layout optimization and data migration to maximize SPM bank idleness, thereby increasing the chances of placing banks into low-power (low-leakage) state.

Original languageEnglish (US)
Pages (from-to)120-124
Number of pages5
JournalIEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD
StatePublished - Dec 1 2004
EventICCAD-2004 - IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers - San Jose, CA, United States
Duration: Nov 7 2004Nov 11 2004

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design

Fingerprint Dive into the research topics of 'Banked scratch-pad memory management for reducing leakage energy consumption'. Together they form a unique fingerprint.

  • Cite this