Compact 3-D-SRAM Memory with Concurrent Row and Column Data Access Capability Using Sequential Monolithic 3-D Integration

Srivatsa Srinivasa, Xueqing Li, Meng Fan Chang, John Morgan Sampson, Sumeet Kumar Gupta, Vijaykrishnan Narayanan

Research output: Contribution to journalArticle

8 Citations (Scopus)

Abstract

This paper proposes the use of monolithic 3-D integration technology in designing a novel two-layer 3-D-static random access memory (3-D-SRAM) cell in standard 6T-SRAM footprint. The proposed 3-D-SRAM cell is capable of data access from both the layers. The cell is designed to retrieve row-wise and column-wise data concurrently from the memory array. This memory design can cater to applications and workloads requiring multidimensional data access for enhancing system performance. The novel 3-D layout technique ensures the same footprint as a 6T-SRAM cell despite enhancing the functionality. The design ensures no degradation in the cell stability and performance. Voltage reduction in layer-2 provides 5.4 × power savings during column-wise data access. We analyze the implications of employing the proposed SRAM to achieve efficient data access for integral image algorithm. We obtain 2.15 × savings in access time and 7.81% access energy savings while accessing data from a 32-kB memory array to compute integral image for a region of 32 rows and 16 columns.

Original languageEnglish (US)
Pages (from-to)671-683
Number of pages13
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume26
Issue number4
DOIs
StatePublished - Apr 1 2018

Fingerprint

Static random access storage
Data storage equipment
Energy conservation
Degradation
Electric potential

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

@article{1b538d98f9d6454db279479d97bd35ef,
title = "Compact 3-D-SRAM Memory with Concurrent Row and Column Data Access Capability Using Sequential Monolithic 3-D Integration",
abstract = "This paper proposes the use of monolithic 3-D integration technology in designing a novel two-layer 3-D-static random access memory (3-D-SRAM) cell in standard 6T-SRAM footprint. The proposed 3-D-SRAM cell is capable of data access from both the layers. The cell is designed to retrieve row-wise and column-wise data concurrently from the memory array. This memory design can cater to applications and workloads requiring multidimensional data access for enhancing system performance. The novel 3-D layout technique ensures the same footprint as a 6T-SRAM cell despite enhancing the functionality. The design ensures no degradation in the cell stability and performance. Voltage reduction in layer-2 provides 5.4 × power savings during column-wise data access. We analyze the implications of employing the proposed SRAM to achieve efficient data access for integral image algorithm. We obtain 2.15 × savings in access time and 7.81{\%} access energy savings while accessing data from a 32-kB memory array to compute integral image for a region of 32 rows and 16 columns.",
author = "Srivatsa Srinivasa and Xueqing Li and Chang, {Meng Fan} and Sampson, {John Morgan} and Gupta, {Sumeet Kumar} and Vijaykrishnan Narayanan",
year = "2018",
month = "4",
day = "1",
doi = "10.1109/TVLSI.2017.2787562",
language = "English (US)",
volume = "26",
pages = "671--683",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

Compact 3-D-SRAM Memory with Concurrent Row and Column Data Access Capability Using Sequential Monolithic 3-D Integration. / Srinivasa, Srivatsa; Li, Xueqing; Chang, Meng Fan; Sampson, John Morgan; Gupta, Sumeet Kumar; Narayanan, Vijaykrishnan.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 26, No. 4, 01.04.2018, p. 671-683.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Compact 3-D-SRAM Memory with Concurrent Row and Column Data Access Capability Using Sequential Monolithic 3-D Integration

AU - Srinivasa, Srivatsa

AU - Li, Xueqing

AU - Chang, Meng Fan

AU - Sampson, John Morgan

AU - Gupta, Sumeet Kumar

AU - Narayanan, Vijaykrishnan

PY - 2018/4/1

Y1 - 2018/4/1

N2 - This paper proposes the use of monolithic 3-D integration technology in designing a novel two-layer 3-D-static random access memory (3-D-SRAM) cell in standard 6T-SRAM footprint. The proposed 3-D-SRAM cell is capable of data access from both the layers. The cell is designed to retrieve row-wise and column-wise data concurrently from the memory array. This memory design can cater to applications and workloads requiring multidimensional data access for enhancing system performance. The novel 3-D layout technique ensures the same footprint as a 6T-SRAM cell despite enhancing the functionality. The design ensures no degradation in the cell stability and performance. Voltage reduction in layer-2 provides 5.4 × power savings during column-wise data access. We analyze the implications of employing the proposed SRAM to achieve efficient data access for integral image algorithm. We obtain 2.15 × savings in access time and 7.81% access energy savings while accessing data from a 32-kB memory array to compute integral image for a region of 32 rows and 16 columns.

AB - This paper proposes the use of monolithic 3-D integration technology in designing a novel two-layer 3-D-static random access memory (3-D-SRAM) cell in standard 6T-SRAM footprint. The proposed 3-D-SRAM cell is capable of data access from both the layers. The cell is designed to retrieve row-wise and column-wise data concurrently from the memory array. This memory design can cater to applications and workloads requiring multidimensional data access for enhancing system performance. The novel 3-D layout technique ensures the same footprint as a 6T-SRAM cell despite enhancing the functionality. The design ensures no degradation in the cell stability and performance. Voltage reduction in layer-2 provides 5.4 × power savings during column-wise data access. We analyze the implications of employing the proposed SRAM to achieve efficient data access for integral image algorithm. We obtain 2.15 × savings in access time and 7.81% access energy savings while accessing data from a 32-kB memory array to compute integral image for a region of 32 rows and 16 columns.

UR - http://www.scopus.com/inward/record.url?scp=85041680120&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85041680120&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2017.2787562

DO - 10.1109/TVLSI.2017.2787562

M3 - Article

VL - 26

SP - 671

EP - 683

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 4

ER -