Compiler-directed code restructuring for reducing data TLB energy

Mahmut Kandemir, I. Kadayif, G. Chen

Research output: Chapter in Book/Report/Conference proceedingConference contribution

19 Citations (Scopus)

Abstract

Prior work on TLB power optimization considered circuit and architectural techniques. A recent software-based technique for data TLBs has considered the possibility of storing the frequently used virtual-to-physical address translations in a set of translation registers (TRs), and using them when necessary instead of going to the data TLB. This paper presents a compiler-based strategy for increasing the effectiveness of TRs. The idea is to restructure the application code in such a fashion that once a TR is loaded, its contents are reused as much as possible. Our experimental evaluation with six array-based benchmarks from the Spec2000 suite indicates that the proposed TR reuse strategy brings significant reductions in data TLB energy over an alternate strategy that employs TRs but does not restructure the code for TR reuse.

Original languageEnglish (US)
Title of host publicationInternational Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2004
Pages98-103
Number of pages6
StatePublished - Dec 1 2004
EventSecond IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2004 - Stockholm, Sweden
Duration: Sep 8 2004Sep 10 2004

Publication series

NameSecond IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis, CODES+ISSS 2004

Other

OtherSecond IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2004
CountrySweden
CityStockholm
Period9/8/049/10/04

Fingerprint

Physical addresses
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Kandemir, M., Kadayif, I., & Chen, G. (2004). Compiler-directed code restructuring for reducing data TLB energy. In International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2004 (pp. 98-103). (Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis, CODES+ISSS 2004).
Kandemir, Mahmut ; Kadayif, I. ; Chen, G. / Compiler-directed code restructuring for reducing data TLB energy. International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2004. 2004. pp. 98-103 (Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis, CODES+ISSS 2004).
@inproceedings{ab1fa7664e2344bfbd7315d7ba0a5439,
title = "Compiler-directed code restructuring for reducing data TLB energy",
abstract = "Prior work on TLB power optimization considered circuit and architectural techniques. A recent software-based technique for data TLBs has considered the possibility of storing the frequently used virtual-to-physical address translations in a set of translation registers (TRs), and using them when necessary instead of going to the data TLB. This paper presents a compiler-based strategy for increasing the effectiveness of TRs. The idea is to restructure the application code in such a fashion that once a TR is loaded, its contents are reused as much as possible. Our experimental evaluation with six array-based benchmarks from the Spec2000 suite indicates that the proposed TR reuse strategy brings significant reductions in data TLB energy over an alternate strategy that employs TRs but does not restructure the code for TR reuse.",
author = "Mahmut Kandemir and I. Kadayif and G. Chen",
year = "2004",
month = "12",
day = "1",
language = "English (US)",
isbn = "1581139373",
series = "Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis, CODES+ISSS 2004",
pages = "98--103",
booktitle = "International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2004",

}

Kandemir, M, Kadayif, I & Chen, G 2004, Compiler-directed code restructuring for reducing data TLB energy. in International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2004. Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis, CODES+ISSS 2004, pp. 98-103, Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2004, Stockholm, Sweden, 9/8/04.

Compiler-directed code restructuring for reducing data TLB energy. / Kandemir, Mahmut; Kadayif, I.; Chen, G.

International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2004. 2004. p. 98-103 (Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis, CODES+ISSS 2004).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Compiler-directed code restructuring for reducing data TLB energy

AU - Kandemir, Mahmut

AU - Kadayif, I.

AU - Chen, G.

PY - 2004/12/1

Y1 - 2004/12/1

N2 - Prior work on TLB power optimization considered circuit and architectural techniques. A recent software-based technique for data TLBs has considered the possibility of storing the frequently used virtual-to-physical address translations in a set of translation registers (TRs), and using them when necessary instead of going to the data TLB. This paper presents a compiler-based strategy for increasing the effectiveness of TRs. The idea is to restructure the application code in such a fashion that once a TR is loaded, its contents are reused as much as possible. Our experimental evaluation with six array-based benchmarks from the Spec2000 suite indicates that the proposed TR reuse strategy brings significant reductions in data TLB energy over an alternate strategy that employs TRs but does not restructure the code for TR reuse.

AB - Prior work on TLB power optimization considered circuit and architectural techniques. A recent software-based technique for data TLBs has considered the possibility of storing the frequently used virtual-to-physical address translations in a set of translation registers (TRs), and using them when necessary instead of going to the data TLB. This paper presents a compiler-based strategy for increasing the effectiveness of TRs. The idea is to restructure the application code in such a fashion that once a TR is loaded, its contents are reused as much as possible. Our experimental evaluation with six array-based benchmarks from the Spec2000 suite indicates that the proposed TR reuse strategy brings significant reductions in data TLB energy over an alternate strategy that employs TRs but does not restructure the code for TR reuse.

UR - http://www.scopus.com/inward/record.url?scp=16244423354&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=16244423354&partnerID=8YFLogxK

M3 - Conference contribution

SN - 1581139373

T3 - Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis, CODES+ISSS 2004

SP - 98

EP - 103

BT - International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2004

ER -

Kandemir M, Kadayif I, Chen G. Compiler-directed code restructuring for reducing data TLB energy. In International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2004. 2004. p. 98-103. (Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis, CODES+ISSS 2004).