Compiler directed data locality optimization for multicore architectures

Wei Ding, Jithendra Srinivas, Mahmut Kandemir, Mustafa Karakoy

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Scopus citations

Abstract

Emerging multicore architectures differ from prior multiprocessor based systems in that they typically employ on-chip cache hierarchies where subsets of caches are shared by subsets of cores. This cache sharing can result in opportunities as well as problems in a multithreaded execution, depending on how compatible the data access and data sharing patterns exhibited by threads are with the physical cache sharing imposed by the underlying architecture. Investigating this relationship and exploiting it to improve application performance through program transformation are the main objectives of this paper.

Original languageEnglish (US)
Title of host publicationProceedings - 2011 International Conference on Parallel Architectures and Compilation Techniques, PACT 2011
Pages171-172
Number of pages2
DOIs
StatePublished - Dec 1 2011
Event20th International Conference on Parallel Architectures and Compilation Techniques, PACT 2011 - Galveston, TX, United States
Duration: Oct 10 2011Oct 14 2011

Publication series

NameParallel Architectures and Compilation Techniques - Conference Proceedings, PACT
ISSN (Print)1089-795X

Other

Other20th International Conference on Parallel Architectures and Compilation Techniques, PACT 2011
CountryUnited States
CityGalveston, TX
Period10/10/1110/14/11

All Science Journal Classification (ASJC) codes

  • Software
  • Theoretical Computer Science
  • Hardware and Architecture

Fingerprint Dive into the research topics of 'Compiler directed data locality optimization for multicore architectures'. Together they form a unique fingerprint.

Cite this