Correct determination of trap densities at high-k/III-V interfaces

Roman Engel-Herbert, Yoontae Hwang, Varistha Chobpattana, Susanne Stemmer

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Scopus citations

Abstract

The development of high-k/III-V gate stack technology that is compatible with non-planar device geometries is critical to enable next generation low power and high performance logic devices, such as tunneling transistors or MOSFETs using high mobility low band gap III-V semiconductors as channel material. The resurging interest and recent advances integrating high permittivity thin films on III-Vs using atomic layer deposition (ALD) are being reflected in the large number of recent publications addressing the challenges associated. Research efforts towards demonstrating aggressively scaled dielectric films with a low trap density at the high-k/semiconductor interface have been plagued by the difficulties associated with the correct extraction of interface trap density contribution to the admittance response of MOSCAP devices. This paper reviews different methods to determine the interface trap density and its applicability towards correct Dit extraction in high-k/III-V MOSCAPs. InGaAs and GaSb are used to exemplify the potential pitfalls and guidelines are formulated to unambiguously identify Fermi level unpinning.

Original languageEnglish (US)
Title of host publication2013 International Conference on Compound Semiconductor Manufacturing Technology, CS MANTECH 2013
Pages185-188
Number of pages4
StatePublished - Nov 15 2013
Event28th International Conference on Compound Semiconductor Manufacturing Technology, CS MANTECH 2013 - New Orleans, LA, United States
Duration: May 13 2013May 16 2013

Publication series

Name2013 International Conference on Compound Semiconductor Manufacturing Technology, CS MANTECH 2013

Other

Other28th International Conference on Compound Semiconductor Manufacturing Technology, CS MANTECH 2013
CountryUnited States
CityNew Orleans, LA
Period5/13/135/16/13

    Fingerprint

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Engel-Herbert, R., Hwang, Y., Chobpattana, V., & Stemmer, S. (2013). Correct determination of trap densities at high-k/III-V interfaces. In 2013 International Conference on Compound Semiconductor Manufacturing Technology, CS MANTECH 2013 (pp. 185-188). (2013 International Conference on Compound Semiconductor Manufacturing Technology, CS MANTECH 2013).