CSRO-Based Reconfigurable True Random Number Generator Using RRAM

Rekha Govindaraj, Swaroop Ghosh, Srinivas Katkoori

Research output: Contribution to journalArticlepeer-review

11 Scopus citations

Abstract

In this paper, we propose a high-speed (kilohertz-megahertz), reconfigurable current starved ring oscillator (CSRO)-based true random number generator (TRNG) design. The proposed TRNG exploits the intradevice stochastic variations in resistive RAM switching parameters and random telegraph noise (RTN). We demonstrate the effect of RTN on the jitter of CSRO oscillations. We also propose a methodology to reconfigure the TRNG to generate new random numbers. The proposed 10-bit TRNG is validated by NIST test suite for randomness in the data stream. Energy/bit is 22.8 fJ for generation, and the speed of random data generation is 6 MHz. Security vulnerabilities and countermeasures of the proposed TRNG are also investigated.

Original languageEnglish (US)
Article number8353834
Pages (from-to)2661-2670
Number of pages10
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume26
Issue number12
DOIs
StatePublished - Dec 2018

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'CSRO-Based Reconfigurable True Random Number Generator Using RRAM'. Together they form a unique fingerprint.

Cite this