CTCG: Charge-trap based camouflaged gates for reverse engineering prevention

Asmit De, Anirudh Iyengar, Mohamad Nasim I. Khan, Sung Hao Lin, Sandeep Thirumala, Swaroop Ghosh, Sumeet Kumar Gupta

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Reverse Engineering (RE) of Intellectual Property (IP) has become increasingly more efficient with sophisticated imaging and probing techniques. Gate camouflaging is a well-known technique used to prevent an adversary from deciphering the chip design and stealing the IP. Several flavors of camouflaging have been previously proposed to thwart RE such as, dummy vias and threshold voltage modulation. However, these techniques are either costly or remain vulnerable to backside probing and sophisticated optical attacks. In this paper, we propose a charge - trap based approach of designing camouflaged circuits, which are resilient to backside probing and optical RE. The camouflaging relies on trapped charges at the gate oxide of the camouflaged gate. It does not require any process change and does not leave any layout-level clue. We propose two multi-function dynamic Charge-Trap-based Camouflaged Gates (CTCG) namely, CTCG2 and CTCG4 that can assume 2 and 4 different logic personalities, respectively. We leverage this camouflaging technique to design an n-stage domino-logic implementation. We perform area, power and delay analysis of CTCG and compare with existing camouflaging techniques. Simulation results show an average delay overhead of 2X, leakage overhead of 3.5X, total power overhead of 2.2X and area overhead of 7.4X with respect to standard dynamic gates. Since CTCG overhead is high and may suffer from leakage of trapped charges if process is not optimized carefully, we propose to replace the charge-trap circuit with a Non-Volatile Ferroelectric FET (NV-FeFET). Simulation results of NV-FeFET based CTCG show an average delay overhead of 1. 7X, leakage overhead of 0.6X, total power overhead of 0.9X and area overhead of 2.3X with respect to standard dynamic gates.

Original languageEnglish (US)
Title of host publicationProceedings of the 2018 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2018
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages103-110
Number of pages8
ISBN (Electronic)9781538647318
DOIs
StatePublished - Jun 12 2018
Event2018 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2018 - Washington, United States
Duration: Apr 30 2018May 4 2018

Other

Other2018 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2018
CountryUnited States
CityWashington
Period4/30/185/4/18

Fingerprint

Reverse engineering
Intellectual property
Ferroelectric materials
Optical engineering
Networks (circuits)
Flavors
Field effect transistors
Threshold voltage
Modulation
Imaging techniques
Oxides

All Science Journal Classification (ASJC) codes

  • Computer Networks and Communications
  • Hardware and Architecture
  • Safety, Risk, Reliability and Quality

Cite this

De, A., Iyengar, A., Khan, M. N. I., Lin, S. H., Thirumala, S., Ghosh, S., & Gupta, S. K. (2018). CTCG: Charge-trap based camouflaged gates for reverse engineering prevention. In Proceedings of the 2018 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2018 (pp. 103-110). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/HST.2018.8383897
De, Asmit ; Iyengar, Anirudh ; Khan, Mohamad Nasim I. ; Lin, Sung Hao ; Thirumala, Sandeep ; Ghosh, Swaroop ; Gupta, Sumeet Kumar. / CTCG : Charge-trap based camouflaged gates for reverse engineering prevention. Proceedings of the 2018 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2018. Institute of Electrical and Electronics Engineers Inc., 2018. pp. 103-110
@inproceedings{bade57a67d434bffbd6fa95af67ab227,
title = "CTCG: Charge-trap based camouflaged gates for reverse engineering prevention",
abstract = "Reverse Engineering (RE) of Intellectual Property (IP) has become increasingly more efficient with sophisticated imaging and probing techniques. Gate camouflaging is a well-known technique used to prevent an adversary from deciphering the chip design and stealing the IP. Several flavors of camouflaging have been previously proposed to thwart RE such as, dummy vias and threshold voltage modulation. However, these techniques are either costly or remain vulnerable to backside probing and sophisticated optical attacks. In this paper, we propose a charge - trap based approach of designing camouflaged circuits, which are resilient to backside probing and optical RE. The camouflaging relies on trapped charges at the gate oxide of the camouflaged gate. It does not require any process change and does not leave any layout-level clue. We propose two multi-function dynamic Charge-Trap-based Camouflaged Gates (CTCG) namely, CTCG2 and CTCG4 that can assume 2 and 4 different logic personalities, respectively. We leverage this camouflaging technique to design an n-stage domino-logic implementation. We perform area, power and delay analysis of CTCG and compare with existing camouflaging techniques. Simulation results show an average delay overhead of 2X, leakage overhead of 3.5X, total power overhead of 2.2X and area overhead of 7.4X with respect to standard dynamic gates. Since CTCG overhead is high and may suffer from leakage of trapped charges if process is not optimized carefully, we propose to replace the charge-trap circuit with a Non-Volatile Ferroelectric FET (NV-FeFET). Simulation results of NV-FeFET based CTCG show an average delay overhead of 1. 7X, leakage overhead of 0.6X, total power overhead of 0.9X and area overhead of 2.3X with respect to standard dynamic gates.",
author = "Asmit De and Anirudh Iyengar and Khan, {Mohamad Nasim I.} and Lin, {Sung Hao} and Sandeep Thirumala and Swaroop Ghosh and Gupta, {Sumeet Kumar}",
year = "2018",
month = "6",
day = "12",
doi = "10.1109/HST.2018.8383897",
language = "English (US)",
pages = "103--110",
booktitle = "Proceedings of the 2018 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2018",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

De, A, Iyengar, A, Khan, MNI, Lin, SH, Thirumala, S, Ghosh, S & Gupta, SK 2018, CTCG: Charge-trap based camouflaged gates for reverse engineering prevention. in Proceedings of the 2018 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2018. Institute of Electrical and Electronics Engineers Inc., pp. 103-110, 2018 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2018, Washington, United States, 4/30/18. https://doi.org/10.1109/HST.2018.8383897

CTCG : Charge-trap based camouflaged gates for reverse engineering prevention. / De, Asmit; Iyengar, Anirudh; Khan, Mohamad Nasim I.; Lin, Sung Hao; Thirumala, Sandeep; Ghosh, Swaroop; Gupta, Sumeet Kumar.

Proceedings of the 2018 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2018. Institute of Electrical and Electronics Engineers Inc., 2018. p. 103-110.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - CTCG

T2 - Charge-trap based camouflaged gates for reverse engineering prevention

AU - De, Asmit

AU - Iyengar, Anirudh

AU - Khan, Mohamad Nasim I.

AU - Lin, Sung Hao

AU - Thirumala, Sandeep

AU - Ghosh, Swaroop

AU - Gupta, Sumeet Kumar

PY - 2018/6/12

Y1 - 2018/6/12

N2 - Reverse Engineering (RE) of Intellectual Property (IP) has become increasingly more efficient with sophisticated imaging and probing techniques. Gate camouflaging is a well-known technique used to prevent an adversary from deciphering the chip design and stealing the IP. Several flavors of camouflaging have been previously proposed to thwart RE such as, dummy vias and threshold voltage modulation. However, these techniques are either costly or remain vulnerable to backside probing and sophisticated optical attacks. In this paper, we propose a charge - trap based approach of designing camouflaged circuits, which are resilient to backside probing and optical RE. The camouflaging relies on trapped charges at the gate oxide of the camouflaged gate. It does not require any process change and does not leave any layout-level clue. We propose two multi-function dynamic Charge-Trap-based Camouflaged Gates (CTCG) namely, CTCG2 and CTCG4 that can assume 2 and 4 different logic personalities, respectively. We leverage this camouflaging technique to design an n-stage domino-logic implementation. We perform area, power and delay analysis of CTCG and compare with existing camouflaging techniques. Simulation results show an average delay overhead of 2X, leakage overhead of 3.5X, total power overhead of 2.2X and area overhead of 7.4X with respect to standard dynamic gates. Since CTCG overhead is high and may suffer from leakage of trapped charges if process is not optimized carefully, we propose to replace the charge-trap circuit with a Non-Volatile Ferroelectric FET (NV-FeFET). Simulation results of NV-FeFET based CTCG show an average delay overhead of 1. 7X, leakage overhead of 0.6X, total power overhead of 0.9X and area overhead of 2.3X with respect to standard dynamic gates.

AB - Reverse Engineering (RE) of Intellectual Property (IP) has become increasingly more efficient with sophisticated imaging and probing techniques. Gate camouflaging is a well-known technique used to prevent an adversary from deciphering the chip design and stealing the IP. Several flavors of camouflaging have been previously proposed to thwart RE such as, dummy vias and threshold voltage modulation. However, these techniques are either costly or remain vulnerable to backside probing and sophisticated optical attacks. In this paper, we propose a charge - trap based approach of designing camouflaged circuits, which are resilient to backside probing and optical RE. The camouflaging relies on trapped charges at the gate oxide of the camouflaged gate. It does not require any process change and does not leave any layout-level clue. We propose two multi-function dynamic Charge-Trap-based Camouflaged Gates (CTCG) namely, CTCG2 and CTCG4 that can assume 2 and 4 different logic personalities, respectively. We leverage this camouflaging technique to design an n-stage domino-logic implementation. We perform area, power and delay analysis of CTCG and compare with existing camouflaging techniques. Simulation results show an average delay overhead of 2X, leakage overhead of 3.5X, total power overhead of 2.2X and area overhead of 7.4X with respect to standard dynamic gates. Since CTCG overhead is high and may suffer from leakage of trapped charges if process is not optimized carefully, we propose to replace the charge-trap circuit with a Non-Volatile Ferroelectric FET (NV-FeFET). Simulation results of NV-FeFET based CTCG show an average delay overhead of 1. 7X, leakage overhead of 0.6X, total power overhead of 0.9X and area overhead of 2.3X with respect to standard dynamic gates.

UR - http://www.scopus.com/inward/record.url?scp=85049989106&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85049989106&partnerID=8YFLogxK

U2 - 10.1109/HST.2018.8383897

DO - 10.1109/HST.2018.8383897

M3 - Conference contribution

AN - SCOPUS:85049989106

SP - 103

EP - 110

BT - Proceedings of the 2018 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2018

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

De A, Iyengar A, Khan MNI, Lin SH, Thirumala S, Ghosh S et al. CTCG: Charge-trap based camouflaged gates for reverse engineering prevention. In Proceedings of the 2018 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2018. Institute of Electrical and Electronics Engineers Inc. 2018. p. 103-110 https://doi.org/10.1109/HST.2018.8383897