The charge recovery databus is a scheme which reduces energy consumption through the application of adiabatic circuit techniques. Previous work gives a solid theoretical analysis of this scheme, including quantitative data assuming random bus values. We extend this earlier work by presenting a quantitative analysis of the charge recovery databus using 15 benchmarks and 4 high-level bus coding schemes. We show that a very simple implementation of the charge recovery databus is capable of reducing average energy consumption by 28% beyond traditional high-level bus encoding techniques.
|Original language||English (US)|
|Number of pages||3|
|Journal||Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers|
|State||Published - 1999|
All Science Journal Classification (ASJC) codes