DECOMPOSER: A synthesizer for systolic systems.

Pao Po Hou, Robert Michael Owens, Mary Jane Irwin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

A tool for synthesizing systolic systems is introduced. Given a hierarchical specification of the computations to be performed and hints as to how, this tool generates an analysis of the hardware required to do the computations. The computations are specified as directed acyclic graphs, and the hints provide the temporal and topological relationships of each computation. The systolic system is synthesized by traversing the graph and marking each computation with a processor name and a time stamp. Its output can subsequently be fed to the remaining tools in the tool set to generate a VLSI fabrication description of the systolic system.

Original languageEnglish (US)
Title of host publicationProceedings - Design Automation Conference
PublisherPubl by IEEE
Pages650-653
Number of pages4
ISBN (Print)0818688645
StatePublished - Dec 1 1988

Publication series

NameProceedings - Design Automation Conference
ISSN (Print)0146-7123

Fingerprint

Specifications
Hardware
Fabrication

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Hou, P. P., Owens, R. M., & Irwin, M. J. (1988). DECOMPOSER: A synthesizer for systolic systems. In Proceedings - Design Automation Conference (pp. 650-653). (Proceedings - Design Automation Conference). Publ by IEEE.
Hou, Pao Po ; Owens, Robert Michael ; Irwin, Mary Jane. / DECOMPOSER : A synthesizer for systolic systems. Proceedings - Design Automation Conference. Publ by IEEE, 1988. pp. 650-653 (Proceedings - Design Automation Conference).
@inproceedings{bc28520ce2f64fafac02c87895348e1f,
title = "DECOMPOSER: A synthesizer for systolic systems.",
abstract = "A tool for synthesizing systolic systems is introduced. Given a hierarchical specification of the computations to be performed and hints as to how, this tool generates an analysis of the hardware required to do the computations. The computations are specified as directed acyclic graphs, and the hints provide the temporal and topological relationships of each computation. The systolic system is synthesized by traversing the graph and marking each computation with a processor name and a time stamp. Its output can subsequently be fed to the remaining tools in the tool set to generate a VLSI fabrication description of the systolic system.",
author = "Hou, {Pao Po} and Owens, {Robert Michael} and Irwin, {Mary Jane}",
year = "1988",
month = "12",
day = "1",
language = "English (US)",
isbn = "0818688645",
series = "Proceedings - Design Automation Conference",
publisher = "Publ by IEEE",
pages = "650--653",
booktitle = "Proceedings - Design Automation Conference",

}

Hou, PP, Owens, RM & Irwin, MJ 1988, DECOMPOSER: A synthesizer for systolic systems. in Proceedings - Design Automation Conference. Proceedings - Design Automation Conference, Publ by IEEE, pp. 650-653.

DECOMPOSER : A synthesizer for systolic systems. / Hou, Pao Po; Owens, Robert Michael; Irwin, Mary Jane.

Proceedings - Design Automation Conference. Publ by IEEE, 1988. p. 650-653 (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - DECOMPOSER

T2 - A synthesizer for systolic systems.

AU - Hou, Pao Po

AU - Owens, Robert Michael

AU - Irwin, Mary Jane

PY - 1988/12/1

Y1 - 1988/12/1

N2 - A tool for synthesizing systolic systems is introduced. Given a hierarchical specification of the computations to be performed and hints as to how, this tool generates an analysis of the hardware required to do the computations. The computations are specified as directed acyclic graphs, and the hints provide the temporal and topological relationships of each computation. The systolic system is synthesized by traversing the graph and marking each computation with a processor name and a time stamp. Its output can subsequently be fed to the remaining tools in the tool set to generate a VLSI fabrication description of the systolic system.

AB - A tool for synthesizing systolic systems is introduced. Given a hierarchical specification of the computations to be performed and hints as to how, this tool generates an analysis of the hardware required to do the computations. The computations are specified as directed acyclic graphs, and the hints provide the temporal and topological relationships of each computation. The systolic system is synthesized by traversing the graph and marking each computation with a processor name and a time stamp. Its output can subsequently be fed to the remaining tools in the tool set to generate a VLSI fabrication description of the systolic system.

UR - http://www.scopus.com/inward/record.url?scp=0024138659&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024138659&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0024138659

SN - 0818688645

T3 - Proceedings - Design Automation Conference

SP - 650

EP - 653

BT - Proceedings - Design Automation Conference

PB - Publ by IEEE

ER -

Hou PP, Owens RM, Irwin MJ. DECOMPOSER: A synthesizer for systolic systems. In Proceedings - Design Automation Conference. Publ by IEEE. 1988. p. 650-653. (Proceedings - Design Automation Conference).