Design and analysis of novel SRAM PUFs with embedded latch for robustness

Jae Won Jang, Swaroop Ghosh

Research output: Chapter in Book/Report/Conference proceedingConference contribution

18 Citations (Scopus)

Abstract

Physical Unclonable Function (PUF) is a cost-effective security primitive to address hardware attacks such as cloning, impersonation and Intellectual Property (IP) violation. Static Random-Access Memory (SRAM) PUF has been proposed; however, it suffers from challenges, some of which are environmental fluctuations such as voltage, temperature, and noise. Ensuring the robustness of SRAM PUF under such conditions is challenging. In this paper, we propose 8T SRAM PUF with a back-to-back PMOS latch to improve robustness by 4X. We also propose a low-power 7T SRAM with embedded Magnetic Tunnel Junction (MTJ) devices to enhance the robustness (2.3X to 20X) while lowering the leakage power and area overhead.

Original languageEnglish (US)
Title of host publicationProceedings of the 16th International Symposium on Quality Electronic Design, ISQED 2015
PublisherIEEE Computer Society
Pages298-302
Number of pages5
ISBN (Electronic)9781479975815
DOIs
StatePublished - Apr 13 2015
Event16th International Symposium on Quality Electronic Design, ISQED 2015 - Santa Clara, United States
Duration: Mar 2 2015Mar 4 2015

Publication series

NameProceedings - International Symposium on Quality Electronic Design, ISQED
Volume2015-April
ISSN (Print)1948-3287
ISSN (Electronic)1948-3295

Other

Other16th International Symposium on Quality Electronic Design, ISQED 2015
CountryUnited States
CitySanta Clara
Period3/2/153/4/15

Fingerprint

Data storage equipment
Tunnel junctions
Cloning
Intellectual property
Hardware
Hardware security
Electric potential
Costs
Temperature

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality

Cite this

Jang, J. W., & Ghosh, S. (2015). Design and analysis of novel SRAM PUFs with embedded latch for robustness. In Proceedings of the 16th International Symposium on Quality Electronic Design, ISQED 2015 (pp. 298-302). [7085443] (Proceedings - International Symposium on Quality Electronic Design, ISQED; Vol. 2015-April). IEEE Computer Society. https://doi.org/10.1109/ISQED.2015.7085443
Jang, Jae Won ; Ghosh, Swaroop. / Design and analysis of novel SRAM PUFs with embedded latch for robustness. Proceedings of the 16th International Symposium on Quality Electronic Design, ISQED 2015. IEEE Computer Society, 2015. pp. 298-302 (Proceedings - International Symposium on Quality Electronic Design, ISQED).
@inproceedings{605c635cfe914c7fbb00f7b95a1e7c0b,
title = "Design and analysis of novel SRAM PUFs with embedded latch for robustness",
abstract = "Physical Unclonable Function (PUF) is a cost-effective security primitive to address hardware attacks such as cloning, impersonation and Intellectual Property (IP) violation. Static Random-Access Memory (SRAM) PUF has been proposed; however, it suffers from challenges, some of which are environmental fluctuations such as voltage, temperature, and noise. Ensuring the robustness of SRAM PUF under such conditions is challenging. In this paper, we propose 8T SRAM PUF with a back-to-back PMOS latch to improve robustness by 4X. We also propose a low-power 7T SRAM with embedded Magnetic Tunnel Junction (MTJ) devices to enhance the robustness (2.3X to 20X) while lowering the leakage power and area overhead.",
author = "Jang, {Jae Won} and Swaroop Ghosh",
year = "2015",
month = "4",
day = "13",
doi = "10.1109/ISQED.2015.7085443",
language = "English (US)",
series = "Proceedings - International Symposium on Quality Electronic Design, ISQED",
publisher = "IEEE Computer Society",
pages = "298--302",
booktitle = "Proceedings of the 16th International Symposium on Quality Electronic Design, ISQED 2015",
address = "United States",

}

Jang, JW & Ghosh, S 2015, Design and analysis of novel SRAM PUFs with embedded latch for robustness. in Proceedings of the 16th International Symposium on Quality Electronic Design, ISQED 2015., 7085443, Proceedings - International Symposium on Quality Electronic Design, ISQED, vol. 2015-April, IEEE Computer Society, pp. 298-302, 16th International Symposium on Quality Electronic Design, ISQED 2015, Santa Clara, United States, 3/2/15. https://doi.org/10.1109/ISQED.2015.7085443

Design and analysis of novel SRAM PUFs with embedded latch for robustness. / Jang, Jae Won; Ghosh, Swaroop.

Proceedings of the 16th International Symposium on Quality Electronic Design, ISQED 2015. IEEE Computer Society, 2015. p. 298-302 7085443 (Proceedings - International Symposium on Quality Electronic Design, ISQED; Vol. 2015-April).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Design and analysis of novel SRAM PUFs with embedded latch for robustness

AU - Jang, Jae Won

AU - Ghosh, Swaroop

PY - 2015/4/13

Y1 - 2015/4/13

N2 - Physical Unclonable Function (PUF) is a cost-effective security primitive to address hardware attacks such as cloning, impersonation and Intellectual Property (IP) violation. Static Random-Access Memory (SRAM) PUF has been proposed; however, it suffers from challenges, some of which are environmental fluctuations such as voltage, temperature, and noise. Ensuring the robustness of SRAM PUF under such conditions is challenging. In this paper, we propose 8T SRAM PUF with a back-to-back PMOS latch to improve robustness by 4X. We also propose a low-power 7T SRAM with embedded Magnetic Tunnel Junction (MTJ) devices to enhance the robustness (2.3X to 20X) while lowering the leakage power and area overhead.

AB - Physical Unclonable Function (PUF) is a cost-effective security primitive to address hardware attacks such as cloning, impersonation and Intellectual Property (IP) violation. Static Random-Access Memory (SRAM) PUF has been proposed; however, it suffers from challenges, some of which are environmental fluctuations such as voltage, temperature, and noise. Ensuring the robustness of SRAM PUF under such conditions is challenging. In this paper, we propose 8T SRAM PUF with a back-to-back PMOS latch to improve robustness by 4X. We also propose a low-power 7T SRAM with embedded Magnetic Tunnel Junction (MTJ) devices to enhance the robustness (2.3X to 20X) while lowering the leakage power and area overhead.

UR - http://www.scopus.com/inward/record.url?scp=84944319029&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84944319029&partnerID=8YFLogxK

U2 - 10.1109/ISQED.2015.7085443

DO - 10.1109/ISQED.2015.7085443

M3 - Conference contribution

AN - SCOPUS:84944319029

T3 - Proceedings - International Symposium on Quality Electronic Design, ISQED

SP - 298

EP - 302

BT - Proceedings of the 16th International Symposium on Quality Electronic Design, ISQED 2015

PB - IEEE Computer Society

ER -

Jang JW, Ghosh S. Design and analysis of novel SRAM PUFs with embedded latch for robustness. In Proceedings of the 16th International Symposium on Quality Electronic Design, ISQED 2015. IEEE Computer Society. 2015. p. 298-302. 7085443. (Proceedings - International Symposium on Quality Electronic Design, ISQED). https://doi.org/10.1109/ISQED.2015.7085443