Design and analysis of robust and wide operating low-power level-shifter for embedded dynamic random access memory

Kenneth Ramclam, Swaroop Ghosh

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Level shifters (LS) are crucial components in low power design where the die is segregated in multiple voltage domains. LS are used at the voltage domain interfaces to mitigate sneak path current. Another important application of LS is in high voltage drivers for designs where voltage boosting is needed for performance and functionality. We explore one such application in embedded Dynamic Random Access Memories (eDRAM) where LS is employed in the wordline path. Our investigation reveals that leakage power of LS can pose a serious threat by lowering the wordline voltage and subsequently affecting the speed and retention time of eDRAM. Furthermore the delay of LS under worse case process corners can cause functional discrepancies. We propose low-power pulsed-LS with supply gating to circumvent these issues. Our analysis indicate that pulsed-LS can improve the worst case speed from 2.7%-43%. We also propose power-gating for LSs to improve the retention time and bandwidth with minimal power and area overhead.

Original languageEnglish (US)
Title of host publicationGLSVLSI 2014 - Proceedings of the 2014 Great Lakes Symposium on VLSI
PublisherAssociation for Computing Machinery
Pages123-128
Number of pages6
ISBN (Print)9781450328166
DOIs
StatePublished - Jan 1 2014
Event24th Great Lakes Symposium on VLSI, GLSVLSI 2014 - Houston, TX, United States
Duration: May 21 2014May 23 2014

Other

Other24th Great Lakes Symposium on VLSI, GLSVLSI 2014
CountryUnited States
CityHouston, TX
Period5/21/145/23/14

Fingerprint

Data storage equipment
Electric potential
Bandwidth

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Ramclam, K., & Ghosh, S. (2014). Design and analysis of robust and wide operating low-power level-shifter for embedded dynamic random access memory. In GLSVLSI 2014 - Proceedings of the 2014 Great Lakes Symposium on VLSI (pp. 123-128). Association for Computing Machinery. https://doi.org/10.1145/2591513.2591533
Ramclam, Kenneth ; Ghosh, Swaroop. / Design and analysis of robust and wide operating low-power level-shifter for embedded dynamic random access memory. GLSVLSI 2014 - Proceedings of the 2014 Great Lakes Symposium on VLSI. Association for Computing Machinery, 2014. pp. 123-128
@inproceedings{4dfc4877625f48c69767afc87a9e7558,
title = "Design and analysis of robust and wide operating low-power level-shifter for embedded dynamic random access memory",
abstract = "Level shifters (LS) are crucial components in low power design where the die is segregated in multiple voltage domains. LS are used at the voltage domain interfaces to mitigate sneak path current. Another important application of LS is in high voltage drivers for designs where voltage boosting is needed for performance and functionality. We explore one such application in embedded Dynamic Random Access Memories (eDRAM) where LS is employed in the wordline path. Our investigation reveals that leakage power of LS can pose a serious threat by lowering the wordline voltage and subsequently affecting the speed and retention time of eDRAM. Furthermore the delay of LS under worse case process corners can cause functional discrepancies. We propose low-power pulsed-LS with supply gating to circumvent these issues. Our analysis indicate that pulsed-LS can improve the worst case speed from 2.7{\%}-43{\%}. We also propose power-gating for LSs to improve the retention time and bandwidth with minimal power and area overhead.",
author = "Kenneth Ramclam and Swaroop Ghosh",
year = "2014",
month = "1",
day = "1",
doi = "10.1145/2591513.2591533",
language = "English (US)",
isbn = "9781450328166",
pages = "123--128",
booktitle = "GLSVLSI 2014 - Proceedings of the 2014 Great Lakes Symposium on VLSI",
publisher = "Association for Computing Machinery",

}

Ramclam, K & Ghosh, S 2014, Design and analysis of robust and wide operating low-power level-shifter for embedded dynamic random access memory. in GLSVLSI 2014 - Proceedings of the 2014 Great Lakes Symposium on VLSI. Association for Computing Machinery, pp. 123-128, 24th Great Lakes Symposium on VLSI, GLSVLSI 2014, Houston, TX, United States, 5/21/14. https://doi.org/10.1145/2591513.2591533

Design and analysis of robust and wide operating low-power level-shifter for embedded dynamic random access memory. / Ramclam, Kenneth; Ghosh, Swaroop.

GLSVLSI 2014 - Proceedings of the 2014 Great Lakes Symposium on VLSI. Association for Computing Machinery, 2014. p. 123-128.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Design and analysis of robust and wide operating low-power level-shifter for embedded dynamic random access memory

AU - Ramclam, Kenneth

AU - Ghosh, Swaroop

PY - 2014/1/1

Y1 - 2014/1/1

N2 - Level shifters (LS) are crucial components in low power design where the die is segregated in multiple voltage domains. LS are used at the voltage domain interfaces to mitigate sneak path current. Another important application of LS is in high voltage drivers for designs where voltage boosting is needed for performance and functionality. We explore one such application in embedded Dynamic Random Access Memories (eDRAM) where LS is employed in the wordline path. Our investigation reveals that leakage power of LS can pose a serious threat by lowering the wordline voltage and subsequently affecting the speed and retention time of eDRAM. Furthermore the delay of LS under worse case process corners can cause functional discrepancies. We propose low-power pulsed-LS with supply gating to circumvent these issues. Our analysis indicate that pulsed-LS can improve the worst case speed from 2.7%-43%. We also propose power-gating for LSs to improve the retention time and bandwidth with minimal power and area overhead.

AB - Level shifters (LS) are crucial components in low power design where the die is segregated in multiple voltage domains. LS are used at the voltage domain interfaces to mitigate sneak path current. Another important application of LS is in high voltage drivers for designs where voltage boosting is needed for performance and functionality. We explore one such application in embedded Dynamic Random Access Memories (eDRAM) where LS is employed in the wordline path. Our investigation reveals that leakage power of LS can pose a serious threat by lowering the wordline voltage and subsequently affecting the speed and retention time of eDRAM. Furthermore the delay of LS under worse case process corners can cause functional discrepancies. We propose low-power pulsed-LS with supply gating to circumvent these issues. Our analysis indicate that pulsed-LS can improve the worst case speed from 2.7%-43%. We also propose power-gating for LSs to improve the retention time and bandwidth with minimal power and area overhead.

UR - http://www.scopus.com/inward/record.url?scp=84902590622&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84902590622&partnerID=8YFLogxK

U2 - 10.1145/2591513.2591533

DO - 10.1145/2591513.2591533

M3 - Conference contribution

SN - 9781450328166

SP - 123

EP - 128

BT - GLSVLSI 2014 - Proceedings of the 2014 Great Lakes Symposium on VLSI

PB - Association for Computing Machinery

ER -

Ramclam K, Ghosh S. Design and analysis of robust and wide operating low-power level-shifter for embedded dynamic random access memory. In GLSVLSI 2014 - Proceedings of the 2014 Great Lakes Symposium on VLSI. Association for Computing Machinery. 2014. p. 123-128 https://doi.org/10.1145/2591513.2591533