Design and implementation of double base integer encoder in the flash ADC

Son Nguyen Minh, Kim Jongsoo, Kim Insoo, Choi Kyusun

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The DBNR (Double Base Number Representation) has been known to represent the Multidimensional Logarithmic Number System for implementing the multiplier accumulator architecture of DSP (Digital Signal Processing). This paper also uses the DBNR to improve the bottleneck of DSP arithmetic circuits with the flash ADC (Analog-to-Digital Converter). The Constraint algorithm is suggested to solve fan-in problem of the Greedy algorithm in designing encoder circuit of the flash ADC. The Constraint algorithm shows better performance in terms of layout area, power consumption, and operation speed, compared with the FAT tree encoder, which is known as the fastest encoder circuit yielding binary output.

Original languageEnglish (US)
Title of host publication2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2009
Pages496-499
Number of pages4
DOIs
StatePublished - Oct 22 2009
Event2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2009 - Chonburi, Thailand
Duration: May 6 2009May 9 2009

Publication series

Name2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2009
Volume1

Other

Other2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2009
CountryThailand
CityChonburi
Period5/6/095/9/09

Fingerprint

Digital to analog conversion
Digital signal processing
Networks (circuits)
Numbering systems
Electric power utilization

All Science Journal Classification (ASJC) codes

  • Computer Networks and Communications
  • Computer Vision and Pattern Recognition
  • Electrical and Electronic Engineering

Cite this

Minh, S. N., Jongsoo, K., Insoo, K., & Kyusun, C. (2009). Design and implementation of double base integer encoder in the flash ADC. In 2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2009 (pp. 496-499). [5137056] (2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2009; Vol. 1). https://doi.org/10.1109/ECTICON.2009.5137056
Minh, Son Nguyen ; Jongsoo, Kim ; Insoo, Kim ; Kyusun, Choi. / Design and implementation of double base integer encoder in the flash ADC. 2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2009. 2009. pp. 496-499 (2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2009).
@inproceedings{feb15efb053940e8a9c2fa7778af3de3,
title = "Design and implementation of double base integer encoder in the flash ADC",
abstract = "The DBNR (Double Base Number Representation) has been known to represent the Multidimensional Logarithmic Number System for implementing the multiplier accumulator architecture of DSP (Digital Signal Processing). This paper also uses the DBNR to improve the bottleneck of DSP arithmetic circuits with the flash ADC (Analog-to-Digital Converter). The Constraint algorithm is suggested to solve fan-in problem of the Greedy algorithm in designing encoder circuit of the flash ADC. The Constraint algorithm shows better performance in terms of layout area, power consumption, and operation speed, compared with the FAT tree encoder, which is known as the fastest encoder circuit yielding binary output.",
author = "Minh, {Son Nguyen} and Kim Jongsoo and Kim Insoo and Choi Kyusun",
year = "2009",
month = "10",
day = "22",
doi = "10.1109/ECTICON.2009.5137056",
language = "English (US)",
isbn = "9781424433889",
series = "2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2009",
pages = "496--499",
booktitle = "2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2009",

}

Minh, SN, Jongsoo, K, Insoo, K & Kyusun, C 2009, Design and implementation of double base integer encoder in the flash ADC. in 2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2009., 5137056, 2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2009, vol. 1, pp. 496-499, 2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2009, Chonburi, Thailand, 5/6/09. https://doi.org/10.1109/ECTICON.2009.5137056

Design and implementation of double base integer encoder in the flash ADC. / Minh, Son Nguyen; Jongsoo, Kim; Insoo, Kim; Kyusun, Choi.

2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2009. 2009. p. 496-499 5137056 (2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2009; Vol. 1).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Design and implementation of double base integer encoder in the flash ADC

AU - Minh, Son Nguyen

AU - Jongsoo, Kim

AU - Insoo, Kim

AU - Kyusun, Choi

PY - 2009/10/22

Y1 - 2009/10/22

N2 - The DBNR (Double Base Number Representation) has been known to represent the Multidimensional Logarithmic Number System for implementing the multiplier accumulator architecture of DSP (Digital Signal Processing). This paper also uses the DBNR to improve the bottleneck of DSP arithmetic circuits with the flash ADC (Analog-to-Digital Converter). The Constraint algorithm is suggested to solve fan-in problem of the Greedy algorithm in designing encoder circuit of the flash ADC. The Constraint algorithm shows better performance in terms of layout area, power consumption, and operation speed, compared with the FAT tree encoder, which is known as the fastest encoder circuit yielding binary output.

AB - The DBNR (Double Base Number Representation) has been known to represent the Multidimensional Logarithmic Number System for implementing the multiplier accumulator architecture of DSP (Digital Signal Processing). This paper also uses the DBNR to improve the bottleneck of DSP arithmetic circuits with the flash ADC (Analog-to-Digital Converter). The Constraint algorithm is suggested to solve fan-in problem of the Greedy algorithm in designing encoder circuit of the flash ADC. The Constraint algorithm shows better performance in terms of layout area, power consumption, and operation speed, compared with the FAT tree encoder, which is known as the fastest encoder circuit yielding binary output.

UR - http://www.scopus.com/inward/record.url?scp=70350052982&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70350052982&partnerID=8YFLogxK

U2 - 10.1109/ECTICON.2009.5137056

DO - 10.1109/ECTICON.2009.5137056

M3 - Conference contribution

AN - SCOPUS:70350052982

SN - 9781424433889

T3 - 2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2009

SP - 496

EP - 499

BT - 2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2009

ER -

Minh SN, Jongsoo K, Insoo K, Kyusun C. Design and implementation of double base integer encoder in the flash ADC. In 2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2009. 2009. p. 496-499. 5137056. (2009 6th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, ECTI-CON 2009). https://doi.org/10.1109/ECTICON.2009.5137056