Design and use of SimplePower: a cycle-accurate energy estimation tool

W. Ye, Vijaykrishnan Narayanan, Mahmut Kandemir, Mary Jane Irwin

Research output: Contribution to journalConference article

327 Citations (Scopus)

Abstract

In this paper, we present the design and use of a comprehensive framework, SimplePower, for evaluating the effects of high-level algorithmic, architectural, and compilation trade-offs on energy. An execution-driven, cycle-accurate RT level energy estimation tool that uses transition sensitive energy models forms the cornerstone of this framework. SimplePower also provides the energy consumed in the memory system and on-chip buses using analytical energy models. We present the use of SimplePower to evaluate the impact of a new selective gated pipeline register optimization, a high-level data transformation and a power-conscious post compilation optimization (register relabeling) on the datapath, memory and on-chip bus energy, respectively. We find that these three optimizations reduce the energy by 18-36% in the datapath, 62% in the memory system and 12% in the instruction cache data bus, respectively.

Original languageEnglish (US)
Pages (from-to)340-345
Number of pages6
JournalProceedings - Design Automation Conference
StatePublished - Jan 1 2000
EventDAC 2000: 37th Design Automation Conference - Los Angeles, CA, USA
Duration: Jun 5 2000Jun 9 2000

Fingerprint

Data storage equipment
Electron transitions
Electron energy levels
Pipelines

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Control and Systems Engineering

Cite this

@article{d4d72c09795249b1bbd256f14417f890,
title = "Design and use of SimplePower: a cycle-accurate energy estimation tool",
abstract = "In this paper, we present the design and use of a comprehensive framework, SimplePower, for evaluating the effects of high-level algorithmic, architectural, and compilation trade-offs on energy. An execution-driven, cycle-accurate RT level energy estimation tool that uses transition sensitive energy models forms the cornerstone of this framework. SimplePower also provides the energy consumed in the memory system and on-chip buses using analytical energy models. We present the use of SimplePower to evaluate the impact of a new selective gated pipeline register optimization, a high-level data transformation and a power-conscious post compilation optimization (register relabeling) on the datapath, memory and on-chip bus energy, respectively. We find that these three optimizations reduce the energy by 18-36{\%} in the datapath, 62{\%} in the memory system and 12{\%} in the instruction cache data bus, respectively.",
author = "W. Ye and Vijaykrishnan Narayanan and Mahmut Kandemir and Irwin, {Mary Jane}",
year = "2000",
month = "1",
day = "1",
language = "English (US)",
pages = "340--345",
journal = "Proceedings - Design Automation Conference",
issn = "0738-100X",

}

Design and use of SimplePower : a cycle-accurate energy estimation tool. / Ye, W.; Narayanan, Vijaykrishnan; Kandemir, Mahmut; Irwin, Mary Jane.

In: Proceedings - Design Automation Conference, 01.01.2000, p. 340-345.

Research output: Contribution to journalConference article

TY - JOUR

T1 - Design and use of SimplePower

T2 - a cycle-accurate energy estimation tool

AU - Ye, W.

AU - Narayanan, Vijaykrishnan

AU - Kandemir, Mahmut

AU - Irwin, Mary Jane

PY - 2000/1/1

Y1 - 2000/1/1

N2 - In this paper, we present the design and use of a comprehensive framework, SimplePower, for evaluating the effects of high-level algorithmic, architectural, and compilation trade-offs on energy. An execution-driven, cycle-accurate RT level energy estimation tool that uses transition sensitive energy models forms the cornerstone of this framework. SimplePower also provides the energy consumed in the memory system and on-chip buses using analytical energy models. We present the use of SimplePower to evaluate the impact of a new selective gated pipeline register optimization, a high-level data transformation and a power-conscious post compilation optimization (register relabeling) on the datapath, memory and on-chip bus energy, respectively. We find that these three optimizations reduce the energy by 18-36% in the datapath, 62% in the memory system and 12% in the instruction cache data bus, respectively.

AB - In this paper, we present the design and use of a comprehensive framework, SimplePower, for evaluating the effects of high-level algorithmic, architectural, and compilation trade-offs on energy. An execution-driven, cycle-accurate RT level energy estimation tool that uses transition sensitive energy models forms the cornerstone of this framework. SimplePower also provides the energy consumed in the memory system and on-chip buses using analytical energy models. We present the use of SimplePower to evaluate the impact of a new selective gated pipeline register optimization, a high-level data transformation and a power-conscious post compilation optimization (register relabeling) on the datapath, memory and on-chip bus energy, respectively. We find that these three optimizations reduce the energy by 18-36% in the datapath, 62% in the memory system and 12% in the instruction cache data bus, respectively.

UR - http://www.scopus.com/inward/record.url?scp=0033712191&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033712191&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0033712191

SP - 340

EP - 345

JO - Proceedings - Design Automation Conference

JF - Proceedings - Design Automation Conference

SN - 0738-100X

ER -