Design considerations for databus charge recovery

Benjamin Bishop, Victor Lyuboslavsky, N. Vijaykrishnan, Mary Jane Irwin

Research output: Contribution to journalArticle

4 Citations (Scopus)

Abstract

The charge recovery databus is a scheme which reduce energy consumption through the application of adiabatic circuit techniques. Previous work [2] gives a solid theoretical analysis of this scheme, including quantitative data assuming random bus values. We extend this earlier work by presenting a quantitative analysis of the charge recovery databus using 15 benchmarks and four high-level bus coding schemes. We show that a very simple implementation of the charge recovery databus is capable of reducing average energy consumption by 28% beyond traditional high-level bus encoding techniques. In addition, we examine delay and energy consumption in the added hardware.

Original languageEnglish (US)
Pages (from-to)104-106
Number of pages3
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume9
Issue number1
DOIs
StatePublished - Feb 1 2001

Fingerprint

Energy utilization
Recovery
Hardware
Networks (circuits)
Chemical analysis

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Bishop, Benjamin ; Lyuboslavsky, Victor ; Vijaykrishnan, N. ; Irwin, Mary Jane. / Design considerations for databus charge recovery. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2001 ; Vol. 9, No. 1. pp. 104-106.
@article{4e1b9e3947b14365bbdbdf6b6e6796f4,
title = "Design considerations for databus charge recovery",
abstract = "The charge recovery databus is a scheme which reduce energy consumption through the application of adiabatic circuit techniques. Previous work [2] gives a solid theoretical analysis of this scheme, including quantitative data assuming random bus values. We extend this earlier work by presenting a quantitative analysis of the charge recovery databus using 15 benchmarks and four high-level bus coding schemes. We show that a very simple implementation of the charge recovery databus is capable of reducing average energy consumption by 28{\%} beyond traditional high-level bus encoding techniques. In addition, we examine delay and energy consumption in the added hardware.",
author = "Benjamin Bishop and Victor Lyuboslavsky and N. Vijaykrishnan and Irwin, {Mary Jane}",
year = "2001",
month = "2",
day = "1",
doi = "10.1109/92.920824",
language = "English (US)",
volume = "9",
pages = "104--106",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

Design considerations for databus charge recovery. / Bishop, Benjamin; Lyuboslavsky, Victor; Vijaykrishnan, N.; Irwin, Mary Jane.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 9, No. 1, 01.02.2001, p. 104-106.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Design considerations for databus charge recovery

AU - Bishop, Benjamin

AU - Lyuboslavsky, Victor

AU - Vijaykrishnan, N.

AU - Irwin, Mary Jane

PY - 2001/2/1

Y1 - 2001/2/1

N2 - The charge recovery databus is a scheme which reduce energy consumption through the application of adiabatic circuit techniques. Previous work [2] gives a solid theoretical analysis of this scheme, including quantitative data assuming random bus values. We extend this earlier work by presenting a quantitative analysis of the charge recovery databus using 15 benchmarks and four high-level bus coding schemes. We show that a very simple implementation of the charge recovery databus is capable of reducing average energy consumption by 28% beyond traditional high-level bus encoding techniques. In addition, we examine delay and energy consumption in the added hardware.

AB - The charge recovery databus is a scheme which reduce energy consumption through the application of adiabatic circuit techniques. Previous work [2] gives a solid theoretical analysis of this scheme, including quantitative data assuming random bus values. We extend this earlier work by presenting a quantitative analysis of the charge recovery databus using 15 benchmarks and four high-level bus coding schemes. We show that a very simple implementation of the charge recovery databus is capable of reducing average energy consumption by 28% beyond traditional high-level bus encoding techniques. In addition, we examine delay and energy consumption in the added hardware.

UR - http://www.scopus.com/inward/record.url?scp=0035242958&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0035242958&partnerID=8YFLogxK

U2 - 10.1109/92.920824

DO - 10.1109/92.920824

M3 - Article

AN - SCOPUS:0035242958

VL - 9

SP - 104

EP - 106

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 1

ER -