Design methodologies for high density domain wall memory

Research output: Chapter in Book/Report/Conference proceedingConference contribution

15 Citations (Scopus)

Abstract

Domain wall memory (DWM) has emerged as a possible candidate for embedded cache application. The fundamental advantage of DWM is its MLC (multi-level cell) capability allowing it to store multiple bits/cell in order to break the density barrier. Additionally, it provides low standby power, fast access time, good endurance and good retention. In this paper, we address design challenges associated with DWM for potential use in on-chip cache.

Original languageEnglish (US)
Title of host publicationProceedings of the 2013 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2013
Pages30-31
Number of pages2
DOIs
StatePublished - Nov 6 2013
Event2013 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2013 - New York City, NY, United States
Duration: Jul 15 2013Jul 17 2013

Other

Other2013 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2013
CountryUnited States
CityNew York City, NY
Period7/15/137/17/13

Fingerprint

Domain walls
Data storage equipment
Durability

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Ghosh, S. (2013). Design methodologies for high density domain wall memory. In Proceedings of the 2013 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2013 (pp. 30-31). [6623035] https://doi.org/10.1109/NanoArch.2013.6623035
Ghosh, Swaroop. / Design methodologies for high density domain wall memory. Proceedings of the 2013 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2013. 2013. pp. 30-31
@inproceedings{dfa18f60cb604971b53e942154545b64,
title = "Design methodologies for high density domain wall memory",
abstract = "Domain wall memory (DWM) has emerged as a possible candidate for embedded cache application. The fundamental advantage of DWM is its MLC (multi-level cell) capability allowing it to store multiple bits/cell in order to break the density barrier. Additionally, it provides low standby power, fast access time, good endurance and good retention. In this paper, we address design challenges associated with DWM for potential use in on-chip cache.",
author = "Swaroop Ghosh",
year = "2013",
month = "11",
day = "6",
doi = "10.1109/NanoArch.2013.6623035",
language = "English (US)",
isbn = "9781479908738",
pages = "30--31",
booktitle = "Proceedings of the 2013 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2013",

}

Ghosh, S 2013, Design methodologies for high density domain wall memory. in Proceedings of the 2013 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2013., 6623035, pp. 30-31, 2013 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2013, New York City, NY, United States, 7/15/13. https://doi.org/10.1109/NanoArch.2013.6623035

Design methodologies for high density domain wall memory. / Ghosh, Swaroop.

Proceedings of the 2013 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2013. 2013. p. 30-31 6623035.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Design methodologies for high density domain wall memory

AU - Ghosh, Swaroop

PY - 2013/11/6

Y1 - 2013/11/6

N2 - Domain wall memory (DWM) has emerged as a possible candidate for embedded cache application. The fundamental advantage of DWM is its MLC (multi-level cell) capability allowing it to store multiple bits/cell in order to break the density barrier. Additionally, it provides low standby power, fast access time, good endurance and good retention. In this paper, we address design challenges associated with DWM for potential use in on-chip cache.

AB - Domain wall memory (DWM) has emerged as a possible candidate for embedded cache application. The fundamental advantage of DWM is its MLC (multi-level cell) capability allowing it to store multiple bits/cell in order to break the density barrier. Additionally, it provides low standby power, fast access time, good endurance and good retention. In this paper, we address design challenges associated with DWM for potential use in on-chip cache.

UR - http://www.scopus.com/inward/record.url?scp=84886770550&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84886770550&partnerID=8YFLogxK

U2 - 10.1109/NanoArch.2013.6623035

DO - 10.1109/NanoArch.2013.6623035

M3 - Conference contribution

AN - SCOPUS:84886770550

SN - 9781479908738

SP - 30

EP - 31

BT - Proceedings of the 2013 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2013

ER -

Ghosh S. Design methodologies for high density domain wall memory. In Proceedings of the 2013 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2013. 2013. p. 30-31. 6623035 https://doi.org/10.1109/NanoArch.2013.6623035